

具有负输入电压能力的 双路 **5A**,高速,低侧栅极驱动器

特性

- 符合汽车应用要求
- 符合 AEC-Q100 标准的下列结果
 - 器件温度 1 级
 - 器件人体模型 (HBM) 静电放电 (ESD) 分类等级 H2
 - 器件充电器件模型 (CDM) ESD 分类等级 C4B
- 工业标准引脚分配
- 两个独立的栅极驱动通道
- 5A 峰值驱动源电流和灌电流
- 针对每个输出的独立使能功能
- 与电源电压无关的 TTL 和 CMOS 兼容逻辑阀值
- 针对高抗扰度的滞后逻辑阀值
- 在输入上能够处理负电压 (-5V)
- 输入和使能引脚电压电平不受 VDD 引脚偏置电源 电压限制
- 4.5V 至 18V 单电源范围
- 在 VDD 欠压闭锁 (UVLO) 期间,输出保持低电平,(以确保加电和断电时的无毛刺脉冲运行)
- 快速传播延迟(典型值 13ns)
- 快速上升和下降时间(典型值 7ns 和 6ns)
- 两通道间典型值为 1ns 的延迟匹配时间
- 针对更高的驱动电流,两个输出可以并联
- 当输入悬空时输出保持在低电平
- 小外形尺寸集成电路 (SOIC)-8,表面贴装小外形尺寸 (MSOP)-8 封装 PowerPAD™ 封装选项
- -40°C 至 140°C 的运行温度范围


应用范围

- 车载
- 开关模式电源
- 直流到直流转换器
- 电机控制,太阳能
- 用于诸如 **GaN** 等新上市的宽带隙电源器件的栅极 驱动

说明

UCC27524A-Q1 器件是一款双通道、高速、低侧、栅 极驱动器器件, 此器件能够有效地驱动金属氧化物半导 体场效应晶体管 (MOSFET) 和绝缘栅双极型晶体管 (IGBT) 电源开关。 UCC27524A-Q1 是 UCC2752x 系 列的一个变化器件。 为了增加稳定耐用 性, UCC27524A-Q1 在输入引脚上增加了直接处理 -5V 电压的能力。 UCC27524A-Q1 是一款双路非反相 驱动器。使用能够从内部大大降低击穿电流的设 计, UCC27524A-Q1 器件能够将高达 5A 源电流和 5A 灌电流的高峰值电流脉传送到电容负载,此器件还具有 轨到轨驱动能力和典型值为 13ns 的极小传播延迟。 除此之外,此驱动器特有两个通道间相匹配的内部传播 延迟,这一特性使得此驱动器非常适合于诸如同步整流 器等对于双栅极驱动有严格定时要求的应用。 这还使 得两个通道可以并连,以有效地增加电流驱动能力或者 使用一个单一输入信号驱动两个并联在一起的开关。 输入引脚阀值基于 TTL 和 CMOS 兼容低压逻辑,此逻 辑是固定的并且与 VDD 电源电压无关。 高低阀值间 的宽滞后提供了出色的抗扰度。

产品矩阵 Dual Non-Inverting Inputs





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Instruments.





ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

说明 (继续)

出于安全考虑,当输入引脚处于悬空状态时,UCC27524A-Q1器件输入引脚上的内部上拉和下拉电阻器确保输出被保持在低电平。UCC27524A-Q1器件特有使能引脚(ENA和ENB)以更好地控制此驱动器应用的运行。针对高电平有效逻辑,这些引脚被内部上拉至VDD并可针对标准运行而保持断开。

UCC27524A-Q1 器件采用 SOIC-8 (D) 以及带有外露焊盘的 (MSOP)-8 (DGN) 封装。

ABSOLUTE MAXIMUM RATINGS(1)(2)

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
Supply voltage range	VDD	-0.3	20	V
OLITA OLITA valtaga	DC	-0.3	VDD + 0.3	V
OUTA, OUTB voltage	Repetitive pulse < 200 ns ⁽³⁾	-2	VDD + 0.3	V
Output continuous source/sink current	I _{OUT_DC}		0.3	Α
Output pulsed source/sink current (0.5 μs)	I _{OUT_pulsed}		5	Α
INA, INB, ENA, ENB voltage (4)		-5	20	V
ESD ⁽⁵⁾	Human body model, HBM H2		2	kV
ESD	Charge device model, CDM C4B		750	V
Operating virtual junction temperature, T_J rang	e	-40	150	°C
Storage temperature range, T _{stg}		-65	150	°C
Load tomporative	Soldering, 10 seconds		300	°C
Lead temperature	Reflow		260	°C

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

⁽²⁾ All voltages are with respect to GND unless otherwise noted. Currents are positive into, negative out of the specified terminal. See Packaging Section of the datasheet for thermal limitations and considerations of packages.

⁽³⁾ Values are verified by characterization on bench.

⁽⁴⁾ The maximum voltage on the Input and Enable pins is not restricted by the voltage on the VDD pin.

⁽⁵⁾ These devices are sensitive to electrostatic discharge; follow proper device handling procedures.



RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

	MIN	TYP	MAX	UNIT
Supply voltage range, VDD	4.5	12	18	V
Operating junction temperature range	-40		140	°C
Input voltage, INA, INB	-2		18	V
Enable voltage, ENA and ENB	-2		18	

THERMAL INFORMATION

		UCC27524A-Q1	UCC27524A-Q1	
	THERMAL METRIC	SOIC (D)	MSOP (DGN) ⁽¹⁾	UNITS
		8 PINS	8 PINS	
θ_{JA}	Junction-to-ambient thermal resistance (2)	130.9	71.8	
θ_{JCtop}	Junction-to-case (top) thermal resistance (3)	80.0	65.6	
θ_{JB}	Junction-to-board thermal resistance (4)	71.4	7.4	90.004
ΨЈТ	Junction-to-top characterization parameter (5)	21.9	7.4	°C/W
ΨЈВ	Junction-to-board characterization parameter (6)	70.9	31.5	
θ_{JCbot}	Junction-to-case (bottom) thermal resistance (7)	n/a	19.6	

- (1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.
- (2) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.
- (3) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDEC-standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.
- (4) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.
- (5) The junction-to-top characterization parameter, ψ_{JT} , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_{JA} , using a procedure described in JESD51-2a (sections 6 and 7).
- (6) The junction-to-board characterization parameter, ψ_{JB}, estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_{JA}, using a procedure described in JESD51-2a (sections 6 and 7).
- (7) The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.



ELECTRICAL CHARACTERISTICS

 V_{DD} = 12 V, T_A = T_J = -40°C to 140°C, 1- μ F capacitor from V_{DD} to GND. Currents are positive into, negative out of the specified terminal (unless otherwise noted,)

	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNITS
Bias Curi	rents				- "	
lance es	Startup current, (based on UCC27524 Input	VDD = 3.4 V, INA=VDD, INB=VDD	55	110	175	μA
I _{DD(off)}	configuration)	VDD = 3.4 V, INA=GND, INB=GND	25	75	145	μΑ
Under Vo	oltage LockOut (UVLO)		,		'	
	Cumply start threshold	T _J = 25°C	3.91	4.2	4.5	
V_{ON}	Supply start threshold	$T_J = -40$ °C to 140°C	3.7	4.2	4.65	
V _{OFF}	Minimum operating voltage after supply start		3.4	3.9	4.4	V
VDD_H	Supply voltage hysteresis		0.2	0.3	0.5	
Inputs (IN	NA, INB, INA+, INA-, INB+, INB	–), UCC27524A-Q1 (D, DGN)				
V _{IN_H}	Input signal high threshold	Output high for non-inverting input pins Output low for inverting input pins	1.9	2.1	2.3	
V_{IN_L}	Input signal low threshold	Output low for non-inverting input pins Output high for inverting input pins	1	1.2	1.4	V
V _{IN_HYS}	Input hysteresis		0.7	0.9	1.1	
Outputs	(OUTA, OUTB)					
I _{SNK/SRC}	Sink/source peak current ⁽¹⁾	$C_{LOAD} = 0.22 \mu F$, $F_{SW} = 1 \text{ kHz}$		±5		Α
V_{DD} - V_{OH}	High output voltage	$I_{OUT} = -10 \text{ mA}$			0.075	V
V_{OL}	Low output voltage	I _{OUT} = 10 mA			0.01	V
R _{OH}	Output pullup resistance (2)	$I_{OUT} = -10 \text{ mA}$	2.5	5	7.5	Ω
R_{OL}	Output pulldown resistance	I _{OUT} = 10 mA	0.15	0.5	1	Ω
Switching	_					
t_R	Rise time (3)	C _{LOAD} = 1.8 nF		7	18	
t _F	Fall time ⁽³⁾	C _{LOAD} = 1.8 nF		6	10	
t _M	Delay matching between 2 channels	INA = INB, OUTA and OUTB at 50% transition point		1	4	
t _{PW}	Minimum input pulse width that changes the output state			15	25	ns
t _{D1} , t _{D2}	Input to output propagation delay (3)	C _{LOAD} = 1.8 nF, 5-V input pulse	6	13	23	
t _{D3} , t _{D4}	EN to output propagation delay (3)	C _{LOAD} = 1.8 nF, 5-V enable pulse	6	13	23	

Ensured by design.
 R_{OH} represents on-resistance of only the P-Channel MOSFET device in the pullup structure of the UCC27524A-Q1 output stage.
 See the timing diagrams in Figure 1, , Figure 2 and



Timing Diagrams




Figure 1. Enable Function (For Non-Inverting Input-Driver Operation)




Figure 2. Non-Inverting Input-Driver Operation



DEVICE INFORMATION




Figure 3.

TERMINAL FUNCTIONS (UCC27524A-Q1)

TER	TERMINAL				RMINAL I/O		FUNCTION
NAME	NUMBER	1/0	FUNCTION				
ENA	1	I	Enable input for Channel A: ENA is biased LOW to disable the Channel A output regardless of the INA state. ENA is biased HIGH or left floating to enable the Channel A output. ENA is allowed to float; hence the pin-to-pin compatibility with the UCC2732X N/C pin.				
ENB	8	I	Enable input for Channel B: ENB is biased LOW to disables the Channel B output regardless of the INB state. ENB is biased HIGH or left floating to enable Channel B output. ENB is allowed to float hence; the pin-to-pin compatibility with the UCC2752A N/C pin.				
GND	3	-	Ground: All signals are referenced to this pin.				
INA	2	I	Input to Channel A: INA is the non-inverting input in the UCC27524A-Q1 device. OUTA is held LOW if INA is unbiased or floating.				
INB	4	I	Input to Channel B: INB is the non-inverting input in the UCC27524A-Q1 device. OUTB is held LOW if INB is unbiased or floating.				
OUTA	7	0	Output of Channel A				
OUTB	5	0	Output of Channel B				
VDD	6	I	Bias supply input				



Table 1. Device Logic Table (UCC27524A-Q1)

				UCC275	524A-Q1
ENA	ENB	INA	INB	OUTA	OUTB
Н	Н	L	L	L	L
Н	Н	L	Н	L	Н
Н	Н	Н	L	Н	L
Н	Н	Н	Н	Н	Н
L	L	Any	Any	L	L
Any	Any	x ⁽¹⁾	x ⁽¹⁾	L	L
x ⁽¹⁾	x ⁽¹⁾	L	L	L	L
x ⁽¹⁾	x ⁽¹⁾	L	Н	L	Н
x ⁽¹⁾	x ⁽¹⁾	Н	L	Н	L
x ⁽¹⁾	x ⁽¹⁾	Н	Н	Н	Н

(1) Floating condition.




Figure 4. UCC27524A-Q1 Block Diagram



TYPICAL CHARACTERISTICS






Figure 9.


Figure 10.




















10

6

8

12

Supply Voltage (V)

Figure 19.

16


20

20

G016


G014





20

G015



6

4

8

12

Supply Voltage (V)

Figure 20.

16



APPLICATION INFORMATION

High-current gate-driver devices are required in switching power applications for a variety of reasons. In order to effect the fast switching of power devices and reduce associated switching-power losses, a powerful gate-driver device employs between the PWM output of control devices and the gates of the power semiconductor devices. Further, gate-driver devices are indispensable when it is not feasible for the PWM controller device to directly drive the gates of the switching devices. With the advent of digital power, this situation is often encountered because the PWM signal from the digital controller is often a 3.3-V logic signal which is not capable of effectively turning on a power switch. A level-shifting circuitry is required to boost the 3.3-V signal to the gate-drive voltage (such as 12 V) in order to fully turn on the power device and minimize conduction losses. Traditional buffer-drive circuits based on NPN/PNP bipolar transistors in a totem-pole arrangement, as emitter-follower configurations, prove inadequate with digital power because the traditional buffer-drive circuits lack level-shifting capability. Gate-driver devices effectively combine both the level-shifting and buffer-drive functions. Gate-driver devices also find other needs such as minimizing the effect of high-frequency switching noise by locating the high-current driver physically close to the power switch, driving gate-drive transformers and controlling floating power-device gates, reducing power dissipation and thermal stress in controller devices by moving gate-charge power losses into the controller. Finally, emerging wide band-gap power-device technologies such as GaN based switches, which are capable of supporting very high switching frequency operation, are driving special requirements in terms of gate-drive capability. These requirements include operation at low VDD voltages (5 V or lower), low propagation delays, tight delay matching and availability in compact, low-inductance packages with good thermal capability. In summary, gate-driver devices are an extremely important component in switching power combining benefits of high-performance, low-cost, component-count, board-space reduction, and simplified system design.




Figure 22. UCC27524A-Q1 Typical Application Diagram (x = 3, 4 Or 5)



Introduction

The UCC27524A-Q1 device represents Texas Instruments' latest generation of dual-channel low-side high-speed gate-driver devices featuring a 5-A source and sink current capability, industry best-in-class switching characteristics, and a host of other features listed in Table 2 all of which combine to ensure efficient, robust and reliable operation in high-frequency switching power circuits.

Table 2. UCC27524A-Q1 Features and Benefits

FEATURE	BENEFIT
Best-in-class 13-ns (typ) propagation delay	Extremely low-pulse transmission distortion
1-ns (typ) delay matching between channels	Ease of paralleling outputs for higher (2 times) current capability, ease of driving parallel-power switches
Expanded VDD Operating range of 4.5 to 18 V	
Expanded operating temperature range of -40°C to +140°C (See ELECTRICAL CHARACTERISTICS table)	Flexibility in system design
VDD UVLO Protection	Outputs are held Low in UVLO condition, which ensures predictable, glitch-free operation at power-up and power-down
Outputs held Low when input pins (INx) in floating condition	Safety feature, especially useful in passing abnormal condition tests during safety certification
Outputs enable when enable pins (ENx) in floating condition	Pin-to-pin compatibility with the UCC27324 device from Texas Instruments, in designs where Pin 1 and Pin 8 are in floating condition
CMOS/TTL compatible input and enable threshold with wide hysteresis	Enhanced noise immunity, while retaining compatibility with microcontroller logic-level input signals (3.3 V, 5 V) optimized for digital power
Ability of input and enable pins to handle voltage levels not restricted by VDD pin bias voltage	System simplification, especially related to auxiliary bias supply architecture
Ability to handle –5 V _{DC} (max) at input pins	Increased robustness in noisy environments

Operating Supply Current

The UCC27524A-Q1 products feature very low quiescent I_{DD} currents. The typical operating-supply current in UVLO state and fully-on state (under static and switching conditions) are summarized in Figure 5, Figure 6 and Figure 7. The I_{DD} current when the device is fully on and outputs are in a static state (DC high or DC low, see Figure 6) represents lowest quiescent I_{DD} current when all the internal logic circuits of the device are fully operational. The total supply current is the sum of the quiescent I_{DD} current, the average I_{OUT} current because of switching, and finally any current related to pullup resistors on the enable pins and inverting input pins. For example when the inverting input pins are pulled low additional current is drawn from the VDD supply through the pullup resistors (see though). Knowing the operating frequency (f_{SW}) and the MOSFET gate (f_{SW}) charge at the drive voltage being used, the average f_{SW} current can be calculated as product of f_{SW} 0.

A complete characterization of the I_{DD} current as a function of switching frequency at different V_{DD} bias voltages under 1.8-nF switching load in both channels is provided in Figure 17. The strikingly linear variation and close correlation with theoretical value of average I_{OUT} indicates negligible shoot-through inside the gate-driver device attesting to its high-speed characteristics.



VDD and Under Voltage Lockout

The UCC27524A-Q1 device has an internal undervoltage-lockout (UVLO) protection feature on the VDD pin supply circuit blocks. When VDD is rising and the level is still below UVLO threshold, this circuit holds the output LOW, regardless of the status of the inputs. The UVLO is typically 4.25 V with 350-mV typical hysteresis. This hysteresis prevents chatter when low VDD supply voltages have noise from the power supply and also when there are droops in the VDD bias voltage when the system commences switching and there is a sudden increase in I_{DD} . The capability to operate at low voltage levels such as below 5 V, along with best in class switching characteristics, is especially suited for driving emerging GaN power semiconductor devices.

For example, at power up, the UCC27524A-Q1 driver-device output remains LOW until the V_{DD} voltage reaches the UVLO threshold if enable pin is active or floating. The magnitude of the OUT signal rises with V_{DD} until steady-state V_{DD} is reached. The non-inverting operation in Figure 23 shows that the output remains LOW until the UVLO threshold is reached, and then the output is in-phase with the input. The inverting operation in shows that the output remains LOW until the UVLO threshold is reached, and then the output is out-phase with the input.

Because the device draws current from the VDD pin to bias all internal circuits, for the best high-speed circuit performance, two VDD bypass capacitors are recommended to prevent noise problems. The use of surface mount components is highly recommended. A 0.1-µF ceramic capacitor must be located as close as possible to the VDD to GND pins of the gate-driver device. In addition, a larger capacitor (such as 1-µF) with relatively low ESR must be connected in parallel and close proximity, in order to help deliver the high-current peaks required by the load. The parallel combination of capacitors presents a low impedance characteristic for the expected current levels and switching frequencies in the application.




Figure 23. Power-Up Non-Inverting Driver



Input Stage

The input pins of UCC27524A-Q1 gate-driver devices are based on a TTL and CMOS compatible input-threshold logic that is independent of the VDD supply voltage. With typically high threshold = 2.1 V and typically low threshold = 1.2 V, the logic level thresholds are conveniently driven with PWM control signals derived from 3.3-V and 5-V digital power-controller devices. Wider hysteresis (typ 0.9 V) offers enhanced noise immunity compared to traditional TTL logic implementations, where the hysteresis is typically less than 0.5 V. UCC27524A-Q1 devices also feature tight control of the input pin threshold voltage levels which eases system design considerations and ensures stable operation across temperature (refer to Figure 9). The very low input capacitance on these pins reduces loading and increases switching speed.

The UCC27524A-Q1 device features an important safety feature wherein, whenever any of the input pins is in a floating condition, the output of the respective channel is held in the low state. This is achieved using GND pulldown resistors on all the non-inverting input pins (INA, INB), as shown in the device block diagrams.

The input stage of each driver is driven by a signal with a short rise or fall time. This condition is satisfied in typical power supply applications, where the input signals are provided by a PWM controller or logic gates with fast transition times (<200 ns) with a slow changing input voltage, the output of the driver may switch repeatedly at a high frequency. While the wide hysteresis offered in UCC27524A-Q1 definitely alleviates this concern over most other TTL input threshold devices, extra care is necessary in these implementations. If limiting the rise or fall times to the power device is the primary goal, then an external resistance is highly recommended between the output of the driver and the power device. This external resistor has the additional benefit of reducing part of the gate-charge related power dissipation in the gate driver device package and transferring it into the external resistor itself.

Enable Function

The enable function is an extremely beneficial feature in gate-driver devices especially for certain applications such as synchronous rectification where the driver outputs disable in light-load conditions to prevent negative current circulation and to improve light-load efficiency.

UCC27524A-Q1 device is provided with independent enable pins ENx for exclusive control of each driver-channel operation. The enable pins are based on a non-inverting configuration (active-high operation). Thus when ENx pins are driven high the drivers are enabled and when ENx pins are driven low the drivers are disabled. Like the input pins, the enable pins are also based on a TTL and CMOS compatible input-threshold logic that is independent of the supply voltage and are effectively controlled using logic signals from 3.3-V and 5-V microcontrollers. The UCC27524A-Q1 devices also feature tight control of the Enable-function threshold-voltage levels which eases system design considerations and ensures stable operation across temperature (refer to Figure 10). The ENx pins are internally pulled up to VDD using pullup resistors as a result of which the outputs of the device are enabled in the default state. Hence the ENx pins are left floating or Not Connected (N/C) for standard operation, where the enable feature is not needed. Essentially, this floating allows the UCC27524A-Q1 device to be pin-to-pin compatible with TI's previous generation of drivers (UCC27323, UCC27324, and UCC27325 respectively), where Pin 1 and Pin 8 are N/C pins. If the channel A and Channel B inputs and outputs are connected in parallel to increase the driver current capacity, ENA and ENB are connected and driven together.



Output Stage

The UCC27524A-Q1 device output stage features a unique architecture on the pullup structure which delivers the highest peak-source current when it is most needed during the Miller plateau region of the power-switch turnon transition (when the power switch drain or collector voltage experiences dV/dt). The output stage pullup structure features a P-Channel MOSFET and an additional N-Channel MOSFET in parallel. The function of the N-Channel MOSFET is to provide a brief boost in the peak sourcing current enabling fast turnon. This is accomplished by briefly turning-on the N-Channel MOSFET during a narrow instant when the output is changing state from Low to High.




Figure 24. UCC27524A-Q1 Gate Driver Output Structure

The R_{OH} parameter (see ELECTRICAL CHARACTERISTICS) is a DC measurement and it is representative of the on-resistance of the P-Channel device only. This is because the N-Channel device is held in the off state in DC condition and is turned-on only for a narrow instant when output changes state from low to high. Note that effective resistance of the UCC27524A-Q1 pullup stage during the turnon instant is much lower than what is represented by R_{OH} parameter.

The pulldown structure in the UCC27524A-Q1 device is simply composed of a N-Channel MOSFET. The R_{OL} parameter (see ELECTRICAL CHARACTERISTICS), which is also a DC measurement, is representative of the impedance of the pulldown stage in the device. In the UCC27524A-Q1 device, the effective resistance of the hybrid pullup structure during turnon is estimated to be approximately 1.5 \times R_{OL} , estimated based on design considerations.

Each output stage in the UCC27524A-Q1 device is capable of supplying 5-A peak source and 5-A peak sink current pulses. The output voltage swings between VDD and GND providing rail-to-rail operation, thanks to the MOS-output stage which delivers very low drop-out. The presence of the MOSFET-body diodes also offers low impedance to switching overshoots and undershoots which means that in many cases, external Schottky-diode clamps may be eliminated. The outputs of these drivers are designed to withstand 500-mA reverse current without either damage to the device or logic malfunction.

The UCC27524A-Q1 device is particularly suited for dual-polarity, symmetrical drive-gate transformer applications where the primary winding of transformer driven by OUTA and OUTB, with inputs INA and INB being driven complementary to each other. This situation is because of the extremely low drop-out offered by the MOS output stage of these devices, both during high (V_{OH}) and low (V_{OL}) states along with the low impedance of the driver output stage, all of which allow alleviate concerns regarding transformer demagnetization and flux imbalance. The low propagation delays also ensure accurate reset for high-frequency applications.



For applications that have zero voltage switching during power MOSFET turnon or turnoff interval, the driver supplies high-peak current for fast switching even though the miller plateau is not present. This situation often occurs in synchronous rectifier applications because the body diode is generally conducting before power MOSFET is switched on.



Low Propagation Delays and Tightly Matched Outputs

The UCC27524A-Q1 driver device features a best in class, 13-ns (typical) propagation delay between input and output which goes to offer the lowest level of pulse-transmission distortion available in the industry for high frequency switching applications. For example in synchronous rectifier applications, the SR MOSFETs are driven with very low distortion when a single driver device is used to drive both the SR MOSFETs. Further, the driver devices also feature an extremely accurate, 1-ns (typical) matched internal-propagation delays between the two channels which is beneficial for applications requiring dual gate drives with critical timing. For example in a PFC application, a pair of paralleled MOSFETs can be driven independently using each output channel, which the inputs of both channels are driven by a common control signal from the PFC controller device. In this case the 1-ns delay matching ensures that the paralleled MOSFETs are driven in a simultaneous fashion with the minimum of turnon delay difference. Yet another benefit of the tight matching between the two channels is that the two channels are connected together to effectively increase current drive capability, for example A and B channels may be combined into a single driver by connecting the INA and INB inputs together and the OUTA and OUTB outputs together. Then, a single signal controls the paralleled combination.

Caution must be exercised when directly connecting OUTA and OUTB pins together because there is the possibility that any delay between the two channels during turnon or turnoff may result in shoot-through current conduction as shown in Figure 25. While the two channels are inherently very well matched (4-ns Max propagation delay), note that there may be differences in the input threshold voltage level between the two channels which causes the delay between the two outputs especially when slow dV/dt input signals are employed. The following guidelines are recommended whenever the two driver channels are paralleled using direct connections between OUTA and OUTB along with INA and INB:

- Use very fast dV/dt input signals (20 V/µs or greater) on INA and INB pins to minimize impact of differences in input thresholds causing delays between the channels.
- INA and INB connections must be made as close to the device pins as possible.

Wherever possible, a safe practice would be to add an option in the design to have gate resistors in series with OUTA and OUTB. This allows the option to use $0-\Omega$ resistors for paralleling outputs directly or to add appropriate series resistances to limit shoot-through current, should it become necessary.




Figure 25. Slow Input Signal Can Cause Shoot-Through Between Channels During Paralleling (Recommended dV/dt Is 20 V/µs Or Higher)






Figure 26. Turnon Propagation Delay (C_L = 1.8 nF, VDD = 12 V)



Figure 27. Turnon Rise Time (C_L = 1.8 nF, VDD = 12 V)




Figure 28. . Turnoff Propagation Delay $(C_L = 1.8 \text{ nF}, \text{VDD} = 12 \text{ V})$




Figure 29. Turnoff Fall Time $(C_L = 1.8 \text{ nF}, \text{VDD} = 12 \text{ V})$



Drive Current and Power Dissipation

The UCC27524A-Q1 driver is capable of delivering 5-A of current to a MOSFET gate for a period of several-hundred nanoseconds at VDD = 12 V. High peak current is required to turn the device ON quickly. Then, to turn the device OFF, the driver is required to sink a similar amount of current to ground which repeats at the operating frequency of the power device. The power dissipated in the gate driver device package depends on the following factors:

- Gate charge required of the power MOSFET (usually a function of the drive voltage V_{GS}, which is very close to input bias supply voltage V_{DD} due to low V_{OH} drop-out)
- Switching frequency
- · Use of external gate resistors

Because UCC27524A-Q1 features very low quiescent currents and internal logic to eliminate any shoot-through in the output driver stage, their effect on the power dissipation within the gate driver can be safely assumed to be negligible.

When a driver device is tested with a discrete, capacitive load calculating the power that is required from the bias supply is fairly simple. The energy that must be transferred from the bias supply to charge the capacitor is given by Equation 1.

$$\mathsf{E}_\mathsf{G} = \frac{1}{2}\mathsf{C}_\mathsf{LOAD}\mathsf{V}_\mathsf{DD}^2$$

where

- C_{LOAD} is the load capacitor
- V_{DD}² is the bias voltage feeding the driver

There is an equal amount of energy dissipated when the capacitor is charged. This leads to a total power loss given by Equation 2.

$$P_G = C_{LOAD} V_{DD}^2 f_{SW}$$

where

With $V_{DD} = 12 \text{ V}$, $C_{LOAD} = 10 \text{ nF}$ and $f_{SW} = 300 \text{ kHz}$ the power loss is calculated with Equation 3

$$P_{G} = 10 \text{ nF} \times 12 \text{ V}^{2} \times 300 \text{ kHz} = 0.432 \text{ W}$$
(3)

(1)



The switching load presented by a power MOSFET is converted to an equivalent capacitance by examining the gate charge required to switch the device. This gate charge includes the effects of the input capacitance plus the added charge needed to swing the drain voltage of the power device as it switches between the ON and OFF states. Most manufacturers provide specifications that provide the typical and maximum gate charge, in nC, to switch the device under specified conditions. Using the gate charge Q_g , the power that must be dissipated when charging a capacitor is determined which by using the equivalence $Q_g = C_{LOAD}V_{DD}$ to provide Equation 4 for power:

$$P_{G} = C_{LOAD} V_{DD}^{2} f_{SW} = Q_{g} V_{DD} f_{SW}$$
(4)

Assuming that the UCC27524A-Q1 device is driving power MOSFET with 60 nC of gate charge ($Q_g = 60$ nC at $V_{DD} = 12$ V) on each output, the gate charge related power loss is calculated with Equation 5.

$$P_{G} = 2 \times 60 \text{ nC} \times 12 \text{ V} \times 300 \text{ kHz} = 0.432 \text{ W}$$
 (5)

This power PG is dissipated in the resistive elements of the circuit when the MOSFET turns on or turns off. Half of the total power is dissipated when the load capacitor is charged during turnon, and the other half is dissipated when the load capacitor is discharged during turnoff. When no external gate resistor is employed between the driver and MOSFET/IGBT, this power is completely dissipated inside the driver package. With the use of external gate drive resistors, the power dissipation is shared between the internal resistance of driver and external gate resistor in accordance to the ratio of the resistances (more power dissipated in the higher resistance component). Based on this simplified analysis, the driver power dissipation during switching is calculated as follows (see Equation 6):

$$P_{SW} = 0.5 \times Q_G \times VDD \times f_{SW} \times \left(\frac{R_{OFF}}{R_{OFF} + R_{GATE}} + \frac{R_{ON}}{R_{ON} + R_{GATE}}\right)$$

where

- $R_{OFF} = R_{OL}$
- R_{ON} (effective resistance of pullup structure) = 1.5 x R_{OL} (6)

In addition to the above gate-charge related power dissipation, additional dissipation in the driver is related to the power associated with the quiescent bias current consumed by the device to bias all internal circuits such as input stage (with pullup and pulldown resistors), enable, and UVLO sections. As shown in Figure 6, the quiescent current is less than 0.6 mA even in the highest case. The quiescent power dissipation is calculated easily with Equation 7.

$$P_{Q} = I_{DD}V_{DD} \tag{7}$$

Assuming, $I_{DD} = 6$ mA, the power loss is:

$$P_{Q} = 0.6 \text{ mA} \times 12 \text{ V} = 7.2 \text{mW}$$
 (8)

Clearly, this power loss is insignificant compared to gate charge related power dissipation calculated earlier.

With a 12-V supply, the bias current is estimated as follows, with an additional 0.6-mA overhead for the quiescent consumption:

$$I_{DD} \sim \frac{P_G}{V_{DD}} = \frac{0.432 \text{ W}}{12 \text{ V}} = 0.036 \text{ A}$$
 (9)



Thermal Information

The useful range of a driver is greatly affected by the drive power requirements of the load and the thermal characteristics of the device package. In order for a gate driver device to be useful over a particular temperature range the package must allow for the efficient removal of the heat produced while keeping the junction temperature within rated limits. For detailed information regarding the thermal information table, please refer to Application Note from Texas Instruments entitled, *IC Package Thermal Metrics* (SPRA953).

Among the different package options available for the UCC27524A-Q1 device, power dissipation capability of the DGN package is of particular mention. The MSOP PowerPAD-8 (DGN) package offers a means of removing the heat from the semiconductor junction through the bottom of the package. This package offers an exposed thermal pad at the base of the package. This pad is soldered to the copper on the printed circuit board directly underneath the device package, reducing the thermal resistance to a very low value. This allows a significant improvement in heat-sinking over that available in the D package. The printed circuit board must be designed with thermal lands and thermal vias to complete the heat removal subsystem. Note that the exposed pads in the MSOP-8 (PowerPAD) package are not directly connected to any leads of the package, however, the PowerPAD is electrically and thermally connected to the substrate of the device which is the ground of the device. TI recommends to externally connect the exposed pads to GND in PCB layout for better EMI immunity.

PCB Layout

Proper PCB layout is extremely important in a high-current fast-switching circuit to provide appropriate device operation and design robustness. The UCC27524A-Q1 gate driver incorporates short propagation delays and powerful output stages capable of delivering large current peaks with very fast rise and fall times at the gate of power MOSFET to facilitate voltage transitions very quickly. At higher VDD voltages, the peak current capability is even higher (5-A peak current is at VDD = 12 V). Very high di/dt causes unacceptable ringing if the trace lengths and impedances are not well controlled. The following circuit layout guidelines are strongly recommended when designing with these high-speed drivers.

- Locate the driver device as close as possible to power device in order to minimize the length of high-current traces between the output pins and the gate of the power device.
- Locate the VDD bypass capacitors between VDD and GND as close as possible to the driver with minimal
 trace length to improve the noise filtering. These capacitors support high peak current being drawn from VDD
 during turnon of power MOSFET. The use of low inductance surface-mounted-device (SMD) components
 such as chip resistors and chip capacitors is highly recommended.
- The turnon and turnoff current loop paths (driver device, power MOSFET and VDD bypass capacitor) must be
 minimized as much as possible in order to keep the stray inductance to a minimum. High di/dt is established
 in these loops at two instances during turnon and turnoff transients which induces significant voltage
 transients on the output pin of the driver device and Gate of the power MOSFET.
- Wherever possible, parallel the source and return traces to take advantage of flux cancellation
- Separate power traces and signal traces, such as output and input signals.
- Star-point grounding is a good way to minimize noise coupling from one current loop to another. The GND of
 the driver is connected to the other circuit nodes such as source of power MOSFET and ground of PWM
 controller at one, single point. The connected paths must be as short as possible to reduce inductance and
 be as wide as possible to reduce resistance.
- Use a ground plane to provide noise shielding. Fast rise and fall times at OUT may corrupt the input signals during transition. The ground plane must not be a conduction path for any current loop. Instead the ground plane must be connected to the star-point with one single trace to establish the ground potential. In addition to noise shielding, the ground plane can help in power dissipation as well
- In noisy environments, tying inputs of an unused channel of the UCC27524A-Q1 device to VDD (in case of INx+) or GND (in case of INX-) using short traces in order to ensure that the output is enabled and to prevent noise from causing malfunction in the output may be necessary.
- Exercise caution when replacing the UCC2732x/UCC2742x devices with the UCC27524A-Q1 device:
 - The UCC27524A-Q1 device is a much stronger gate driver (5-A peak current versus 4-A peak current).
 - The UCC27524A-Q1 device is a much faster gate driver (13-ns/13-ns rise and fall propagation delay versus 25-ns/35-ns rise and fall propagation delay).



修订历史记录

Cł	nanges from Original	vision A	Page	
•	Changed 文档状态从	产品预览 改为 生产数据		1



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

www.ti.com

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
UCC27524AQDGNRQ1	NRND	HVSSOP	DGN	8	2500	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 140	7524Q	
UCC27524AQDRQ1	ACTIVE	SOIC	D	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 140	524AQ	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
UCC27524AQDGNRQ1	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
UCC27524AQDRQ1	SOIC	D	8	3000	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UCC27524AQDRQ1	SOIC	D	8	3000	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

www.ti.com 3-Jun-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
UCC27524AQDGNRQ1	HVSSOP	DGN	8	2500	366.0	364.0	50.0
UCC27524AQDRQ1	SOIC	D	8	3000	356.0	356.0	35.0
UCC27524AQDRQ1	SOIC	D	8	3000	356.0	356.0	35.0



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)


- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



3 x 3, 0.65 mm pitch


SMALL OUTLINE PACKAGE

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



$\textbf{PowerPAD}^{^{\text{\tiny{TM}}}}\,\textbf{VSSOP - 1.1 mm max height}$

SMALL OUTLINE PACKAGE



NOTES:

PowerPAD is a trademark of Texas Instruments.


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.



SMALL OUTLINE PACKAGE




NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
- 9. Size of metal pad may vary due to creepage requirement.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 11. Board assembly site may have different recommendations for stencil design.



重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022,德州仪器 (TI) 公司