











SLVSE65B-JULY 2018-REVISED SEPTEMBER 2019

**DRV8847** 

# **DRV8847 Dual H-Bridge Motor Driver**

#### **Features**

- Dual H-bridge motor driver
  - Single or dual brushed DC motors
  - One bipolar stepper motor
  - Solenoid loads
- 2.7-V to 18-V operating voltage range
- High output current per H-bridge
  - 1-A RMS driver current at T<sub>A</sub> = 25°C
  - 2-A RMS driver current in parallel mode at T<sub>A</sub>
- Low on-state resistance at VM > 5-V
  - 1000 m $\Omega$  R<sub>DS(ON)</sub> (HS + LS) at T<sub>A</sub> = 25°C
- Multiple control interface options
  - 4-Pin interface
  - 2-Pin interface
  - Parallel bridge interface
  - Independent bridge interface
- Current regulation with 20-µs fixed off time
- Torque scalar for scaling output current to 50%
- Supports 1.8-V, 3.3-V, 5-V logic inputs
- Low-power sleep mode
  - 1.7-μA Sleep mode supply current at V<sub>VM</sub> = 12-V,  $T_A = 25^{\circ}C$
- I<sup>2</sup>C Device Variant Available (DRV8847S)
  - Detailed diagnostics on I<sup>2</sup>C registers
  - Multi-slave operation support
  - Supports standard and fast I<sup>2</sup>C mode
- Small packages and footprints
  - 16 Pin TSSOP (no thermal pad)
  - 16 Pin HTSSOP PowerPAD™ package
  - 16 Pin WQFN thermal package
- **Built-in protection features** 
  - VM undervoltage lockout
  - Overcurrent protection
  - Open load detection
  - Thermal shutdown
  - Fault condition indication pin (nFAULT)

## 2 Applications

- Refrigerator damper and ice maker
- Washers, dryers and dishwashers
- Electronic point-of-sale (ePOS) printers
- Stage lighting equipment
- Miniature circuit breakers and smart meters

# 3 Description

The DRV8847 device is a dual H-bridge motor driver for industrial applications, home appliances, ePOS printers, and other mechatronic applications. This device can be used for driving two DC motors, a bipolar stepper motor, or other loads such as relays. A simple PWM interface allows easy interface with the controller. The DRV8847 device operates off a single power supply and supports a wide input supply range from 2.7 to 18 V.

The output stage of the driver consists of N-channel power MOSFETs configured as two full H-bridges to drive motor windings or four independent half bridges (in independent bridge interface). A fixed off time controls the peak current in the bridge which can drive a 1-A load (2-A in parallel mode with proper heat sinking, at 25°C  $T_{\Delta}$ ).

A low-power sleep mode is provided to achieve a low quiescent current draw by shutting down much of the internal circuitry. Additionally, a torque scalar is provided which dynamically scales the output current through a digital input pin. This feature lets the controller decrease the current required for lower power consumption.


Internal protection functions are provided for undervoltage-lockout, overcurrent protection on each FET, short circuit protection, open-load detection, and overtemperature. Fault conditions are indicated by on the nFAULT pin. The I<sup>2</sup>C device variant (DRV8847S) has detailed diagnostics.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)		
	HTSSOP (16)	5.00 mm × 4.40 mm		
DRV8847	TSSOP (16)	5.00 mm × 4.40 mm		
	WQFN (16)	3.00 mm × 3.00 mm		
DRV8847S	TSSOP (16)	5.00 mm × 4.40 mm		

(1) For all available packages, see the orderable addendum at the end of the data sheet.

### Simplified Schematic





# **Table of Contents**

1	Features 1	7.6 Register Map	43
2	Applications 1	8 Application and Implementation	48
3	Description 1	8.1 Application Information	48
4	Revision History3	8.2 Typical Application	48
5	Pin Configuration and Functions 4	9 Power Supply Recommendations	60
6	Specifications6	9.1 Bulk Capacitance Sizing	60
•	6.1 Absolute Maximum Ratings 6	10 Layout	<u>6</u> 1
	6.2 ESD Ratings	10.1 Layout Guidelines	
	6.3 Recommended Operating Conditions	10.2 Layout Example	61
	6.4 Thermal Information	10.3 Thermal Considerations	63
	6.5 Electrical Characteristics	10.4 Power Dissipation	63
	6.6 I2C Timing Requirements	11 Device and Documentation Suppo	ort 64
	6.7 Typical Characteristics 11	11.1 Documentation Support	64
7	Detailed Description 14	11.2 Receiving Notification of Documer	ntation Updates 64
-	7.1 Overview	11.3 Community Resources	64
	7.2 Functional Block Diagram	11.4 Trademarks	64
	7.3 Feature Description	11.5 Electrostatic Discharge Caution	64
	7.4 Device Functional Modes39	11.6 Glossary	64
	7.5 Programming	12 Mechanical, Packaging, and Orde Information	



# **4 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Cł	nanges from Revision A (July 2018) to Revision B	Page
•	Changed the Low On-State Resistance to be the indicated value when VM > 5 V	1
•	Changed nFAULT pin type to OD/I	5
•	Changed VM description to indicate 0.1-uF capacitor should be ceramic	
•	Changed digital pin voltage (IN1, IN2, IN3, IN4, TRQ, nSLEEP, nFAULT, SCL, SDA) maximum voltage from 5.5 V to 5.75 V	
•	Changed the Phase node pin voltage specification's name to Continuous phase node pin voltage	6
•	Added for ISEN12, ISEN34 specification a footnote stating transients of +- 1V for less than 25 ns are acceptable	6
•	Added for both Peak drive current (OUT1, OUT2, OUT3, OUT4) specifications a footnote stating Power dissipation and thermal limits must be observed	
•	Changed V(ESD) specification's value to 4000 V	6
•	Changed the V <sub>IL</sub> specification to be two specifications based on test conditions VM < 7 V and VM >= 7 V	<mark>7</mark>
•	Changed the $I_{IH}$ specification's minimum value to 18 uA for test condition IN1, IN2, IN3, IN4, TRQ, VIN = 5 V and to 10 uA for test condition nSLEEP, $V_{IN}$ = minimum (VM, 5 V)	)
•	Added to I <sub>OCP</sub> specification a minimum value	8
•	Changed pin naming of Block Diagram for DRV8847S figure	16
•	Deleted ceramic from C <sub>VM1</sub>	17
•	Changed the relay or solenoid coils load bullet item for more clarity	24
•	Added sentence to clarify nFAULT pin behavior when open load is detected	36
•	Added sentence to clarify nFAULT pin behavior during power-up	
•	Added an Open Load Implementation section	53
<u>.</u>	Added a Layout Recommendation of 16-Pin QFN Package for Double Layer Board figure	
Cł	nanges from Original (July 2018) to Revision A	Page
•	Changed the data sheet status from Advance Information to Production Data	1
•	Changed pin naming on Layout Recommendation of 16-Pin HTSSOP Package for Double Layer Board figure	61

nFAULT




# 5 Pin Configuration and Functions

#### 16-Pin TSSOP **Top View** 0 nSLEEP 16 IN1 OUT1 2 15 IN2 ISEN12 MODE 3 14 OUT2 13 GND OUT4 5 12 VM ISEN34 6 11 TRQ OUT3 10 IN4

DRV8847 PW Package

DRV8847 PWP PowerPAD™ Package 16-Pin HTSSOP Top View




DRV8847 RTE Package 16-Pin WQFN With Exposed Thermal Pad Top View


Not to scale

9

IN3



DRV8847S PW Package 16-Pin TSSOP Top View



Submit Documentation Feedback



### **Pin Functions**

	Pin Functions							
	F	PIN						
	DRV	8847	DRV8847S	TYPE(1)	DESCRIPTION			
NAME	TSSOP HTSSOP	WQFN	TSSOP					
GND	13	11	13	PWR	Device ground. Recommended to connect the GND pin and device thermal pad (HTSSOP and WQFN packages) to ground			
IN1	16	14	16	Ι	Half-bridge input 1			
IN2	15	13	15	Ι	Half-bridge input 2			
IN3	9	7	9	Ι	Half-bridge input 3			
IN4	10	8	10	Ι	Half-bridge input 4			
ISEN12	3	1	3	0	Full-bridge-12 sense. Connect this pin to the current sense resistor for for bridge-12. Connect this pin to the GND pin if current regulation is not required.			
ISEN34	6	4	6	0	Full-bridge-34 sense. Connect this pin to the to current sense resistor for full-bridge-34. Connect this pin to the GND pin if current regulation is not required.			
MODE	14	12	_	Ι	Tri-state pin for selection of driver operating mode			
nFAULT	8	6	8	OD / I	Fault indication pin. This pin is pulled logic low with a fault condition. This open-drain output requires an external pullup resistor. This pin is also used as an input pin for the DRV8847S device for releasing the I <sup>2</sup> C bus.			
nSLEEP	1	15	1	I	Sleep mode input. Set this pin to logic high to enable the device. Set this pin to logic low to go to low-power sleep mode			
OUT1	2	16	2	0	Half-bridge output 1			
OUT2	4	2	4	0	Half-bridge output 2			
OUT3	7	5	7	0	Half-bridge output 3			
OUT4	5	3	5	0	Half-bridge output 4			
SCL	_	_	11	I	I <sup>2</sup> C clock signal.			
SDA	_	_	14	OD	I <sup>2</sup> C data signal. The SDA pin requires a pullup resistor.			
TRQ	11	9	_	I	Torque current scalar			
VM	12	10	12	PWR	Power supply. Connect the VM pin to the motor power supply. Bypass this pin to ground with a VM-rated 0.1- $\mu$ F (ceramic) and 10- $\mu$ F (minimum) capacitor.			

<sup>(1)</sup> I = input, O = output, OD = open-drain output, PWR = power



# 6 Specifications

#### 6.1 Absolute Maximum Ratings

over operating ambient temperature range (unless otherwise noted)(1)

	MIN	MAX	UNIT
Power supply pin voltage (VM)	-0.3	20	V
Power supply voltage ramp rate (VM)	0	2	V/µs
Digital pin voltage (IN1, IN2, IN3, IN4, TRQ, nSLEEP, nFAULT, SCL, SDA)	-0.3	5.75	V
Continuous phase node pin voltage (OUT1, OUT2, OUT3, OUT4)	-0.7	VM + 0.6	V
Shunt amplifier input pin voltage (ISEN12, ISEN34) <sup>(2)</sup>	-0.6	0.6	V
Peak drive current (OUT1, OUT2, OUT3, OUT4), V <sub>VM</sub> <= 16.5 V <sup>(3)</sup>	Internally	Limited	Α
Peak drive current (OUT1, OUT2, OUT3, OUT4), V <sub>VM</sub> > 16.5 V <sup>(3)</sup>	0	4	Α
Ambient temperature, T <sub>A</sub>	-40	125	°C
Junction temperature, T <sub>J</sub>	-40	150	°C
Storage temperature, T <sub>stg</sub>	-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Rating may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Condition. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 6.2 ESD Ratings

				VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	±4000	\/	
	V <sub>(ESD)</sub> E	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	±500	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

## 6.3 Recommended Operating Conditions

Over operating ambient temperature range (unless otherwise noted). Typical limits apply for TA = 25°C and V<sub>VM</sub> = 12 V.

		MIN	NOM MAX	UNIT
$V_{VM}$	Power supply voltage (VM)	2.7	18	V
V <sub>IN</sub>	Logic input voltage (IN1, IN2, IN3, IN4, TRQ, nSLEEP, SCL, SDA)	0	5	V
I <sub>RMS</sub>	Motor RMS current per bridge (OUT1, OUT2, OUT3, OUT4)	0	1 <sup>(1)</sup>	Α
f <sub>PWM</sub>	PWM frequency (IN1, IN2, IN3, IN4)	0	250 <sup>(1)</sup>	kHz
V <sub>OD</sub>	Open drain pullup voltage (nFAULT)	0	5	V
I <sub>OD</sub>	Open drain output current (nFAULT)	0	5	mA
T <sub>A</sub>	Operating Ambient Temperature	-40	85	°C
TJ	Operating Junction Temperature	-40	150	°C

<sup>(1)</sup> Power dissipation and thermal limits must be observed. Dependent on the package thermal performance.

# 6.4 Thermal Information

•	in Thomas information							
THERMAL METRIC <sup>(1)</sup>		DRV8847, DRV8847S	DRV8847	DRV8847				
		PW (TSSOP)	PWP (HTSSOP)	RTE (QFN)	UNIT			
		16 PINS	16 PINS	16 PINS				
$R_{\theta JA}$	Junction-to-ambient thermal resistance	107.9	46.5	46.4	°C/W			
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	38.5	40.1	47.5	°C/W			
$R_{\theta JB}$	Junction-to-board thermal resistance	54.2	18.8	21.2	°C/W			

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

<sup>2)</sup> Transients of ±1 V for less than 25 ns are acceptable.

<sup>(3)</sup> Power dissipation and thermal limits must be observed.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



# **Thermal Information (continued)**

THERMAL METRIC <sup>(1)</sup>		DRV8847, DRV8847S	DRV8847	DRV8847	
		PW (TSSOP)	PWP (HTSSOP)	RTE (QFN)	UNIT
		16 PINS	16 PINS	16 PINS	
$\Psi_{\text{JT}}$	Junction-to-top characterization parameter	3.1	1.3	0.9	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	53.6	19.0	21.3	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	5.9	6.1	°C/W

## 6.5 Electrical Characteristics

Over recommended operating conditions unless otherwise noted. Typical limits apply for  $T_A = 25$ °C and  $V_{VM} = 12$  V.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER	SUPPLIES (VM)				·	
		VM = 2.7 V; nSLEEP = 1; INX = 0		2	2.5	mA
I <sub>VM</sub>	VM operating supply current	VM = 5 V; nSLEEP = 1; INX = 0		3	3.5	mA
		VM = 12 V; nSLEEP = 1; INX = 0		3	3.5	mA
		VM = 2.7 V; nSLEEP = 0; TA = 25°C		0.1		μΑ
$I_{VMQ}$		VM = 2.7 V; nSLEEP = 0; TA = 85°C			0.5	μΑ
	VM aloop made ourrent	VM = 5 V; nSLEEP = 0; TA = 25°C		0.2		μΑ
	VM sleep mode current	VM = 5 V; nSLEEP = 0; TA = 85°C			1	μΑ
		VM = 12 V; nSLEEP = 0; TA = 25°C		1.7		μΑ
		VM = 12 V; nSLEEP = 0; TA = 85°C			2.5	μΑ
t <sub>SLEEP</sub>	Sleep time	nSLEEP = 0 to sleep mode		2		μs
t <sub>WAKE</sub>	Wake-up time	nSLEEP = 1 to output transition			1.5	ms
t <sub>ON</sub>	Turnon-time	VM > UVLO to output transition (nSLEEP = 1)			1.5	ms
LOGIC-L	EVEL INPUTS (IN1, IN2, IN3, IN4, NSL	EEP, TRQ, SCL, SDA)				
	land lands lands to the second	VM < 7 V	0		0.6	V
$V_{IL}$	Input logic low voltage	VM >= 7 V <sup>(1)</sup>	0		1.0	V
V <sub>IH</sub>	Input logic high voltage		1.6		5.5	V
V <sub>HYS</sub>	Input logic hysteresis	nSLEEP pin	40			mV
V <sub>HYS</sub>	Input logic hysteresis	IN1, IN2, IN3, IN4, TRQ, SCL pins	100			mV
I <sub>IL</sub>	Input logic low current	V <sub>IN</sub> = 0 V	-1		1	μΑ
	loguit logic high current	IN1, IN2, IN3, IN4, TRQ, V <sub>IN</sub> = 5 V	18		35	μΑ
I <sub>IH</sub>	Input logic high current	nSLEEP, $V_{IN} = minimum (VM, 5 V)$	10		25	μΑ
t <sub>PD</sub>	Propagation Delay	INx edge to output	100	400	600	ns
t <sub>DEGLITCH</sub>	Input logic deglitch			50		ns
TRI-LEV	EL INPUTS (MODE)					
$V_{IL}$	Tri-level input logic low voltage		0		0.6	V
$V_{IZ}$	Tri-level input hi-Z voltage			1.2		V
$V_{IH}$	Tri-level input logic high voltage		1.6		5.5	V
I <sub>IL</sub>	Tri-level input logic low current	$V_{IN} = 0 V$	-9		-4	μΑ
I <sub>IH</sub>	Tri-level input logic high current	V <sub>IN</sub> = 5 V	8		25	μΑ
OPEN-D	RAIN OUTPUTS (nFAULT)					
$V_{OL}$	Output logic low voltage	$I_{OD} = 5 \text{ mA}$			0.5	V
I <sub>OH</sub>	Output logic high current	V <sub>OD</sub> = 3.3 V	-1		1	μΑ
OPEN-D	RAIN OUTPUTS (SDA)					
$V_{OL}$	Output logic low voltage	$I_{OD} = 5 \text{ mA}$			0.5	V
I <sub>OH</sub>	Output logic high current	V <sub>OD</sub> = 3.3 V	-1		1	μΑ

### (1) Specified by design and characterization

Submit Documentation Feedback



# **Electrical Characteristics (continued)**

Over recommended operating conditions unless otherwise noted. Typical limits apply for  $T_A = 25$ °C and  $V_{VM} = 12$  V.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
C <sub>B</sub>	Capacitive load for each bus line				400	pF
DRIVER O	UTPUTS (OUT1, OUT2, OUT3, OUT4)					
		V <sub>VM</sub> = 2.7 V; I <sub>OUT</sub> = 0.5 A; T <sub>A</sub> = 25°C		690		mΩ
D		V <sub>VM</sub> = 2.7 V; I <sub>OUT</sub> = 0.5 A; T <sub>A</sub> = 85°C			950	mΩ
		V <sub>VM</sub> = 5 V; I <sub>OUT</sub> = 0.5 A; T <sub>A</sub> = 25°C		530		mΩ
R <sub>DS(ON)_HS</sub>	High-side MOSFET on resistance	V <sub>VM</sub> = 5 V; I <sub>OUT</sub> = 0.5 A; T <sub>A</sub> = 85°C			740	mΩ
		V <sub>VM</sub> = 12 V; I <sub>OUT</sub> = 0.5 A; T <sub>A</sub> = 25°C		520		mΩ
		V <sub>VM</sub> = 12 V; I <sub>OUT</sub> = 0.5 A; T <sub>A</sub> = 85°C			700	mΩ
		V <sub>VM</sub> = 2.7 V; I <sub>OUT</sub> = 0.5 A; T <sub>A</sub> = 25°C		570		mΩ
		V <sub>VM</sub> = 2.7 V; I <sub>OUT</sub> = 0.5 A; T <sub>A</sub> = 85°C			900	mΩ
		V <sub>VM</sub> = 5 V; I <sub>OUT</sub> = 0.5 A; T <sub>A</sub> = 25°C		460		mΩ
R <sub>DS(ON)_LS</sub>	Low-side MOSFET on resistance	V <sub>VM</sub> = 5 V; I <sub>OUT</sub> = 0.5 A; T <sub>A</sub> = 85°C			690	mΩ
		V <sub>VM</sub> = 12 V; I <sub>OUT</sub> = 0.5 A; T <sub>A</sub> = 25°C		450		mΩ
		V <sub>VM</sub> = 12 V; I <sub>OUT</sub> = 0.5 A; T <sub>A</sub> = 85°C			680	mΩ
I <sub>OFF</sub>	Off-state leakage current	$V_{VM} = 5 \text{ V; } T_{J} = 25 \text{ °C; } V_{OUT} = 0 \text{ V}$	-1		1	μA
t <sub>RISE</sub>	Output rise time	$V_{VM} = 12 \text{ V; } I_{OUT} = 0.5 \text{ A}$		150		ns
t <sub>FALL</sub>	Output fall time	V <sub>VM</sub> = 12 V, I <sub>OUT</sub> = 0.5 A		150		ns
t <sub>DEAD</sub>	Output dead time	Internal dead time		200		ns
V <sub>SD</sub>	Body diode forward voltage	I <sub>OUT</sub> = 0.5 A		1.1		V
	RENT CONTROL (ISEN12, SEN34)	1001 = 3.3 71				•
		Torque at 100% (TRQ = 0)	140	150	160	mV
$V_{TRIP}$	ISENxx trip voltage	Torque at 50% (TRQ = 1)	63.75	75	86.25	mV
t <sub>BLANK</sub>	Current sense blanking time	101que at 50 % (11tq = 1)	00.10	1.8	00.20	μs
toff	Current control constant off time			20		μs
	ON CIRCUITS			20		μο
TROTEON		Supply rising			2.7	V
$V_{\text{UVLO}}$	Supply undervoltage lockout	Supply falling	2.4		2.1	V
V	Supply undervoltage hysteresis	Rising to falling theshold	2.4	50		mV
V <sub>UVLO_HYS</sub>	Supply undervoltage deglitch time	VM falling; UVLO report		10		
t <sub>UVLO</sub>	Overcurrent protection trip point (2)	vivi familig, oveo report	1.6	2		μs A
I <sub>OCP</sub>	Overcurrent protection trip point V	V - 15 V	1.0	3		
t <sub>OCP</sub>	Overcurrent protection deglitch time	V <sub>VM</sub> < 15 V				μs
<b>t</b>	Overcurrent protection retry time	V <sub>VM</sub> >= 15 V		1		μs
TRETRY	Overcurrent protection retry time	. 15 pF on OUTV Pin		200		ms
I <sub>OL_PU</sub>	Open load pull-up current	< 15 nF on OUTx Pin		200		μA
I <sub>OL_PD</sub>	Open load pull-down current	< 15 nF on OUTx Pin		230		μA
V <sub>OL_HS</sub>	Open load detect threshold (high side)			2.3		V
V <sub>OL_LS</sub>	Open load detect threshold (low side)			1.2		V
T <sub>TSD</sub>	Thermal shutdown temperature		150	160	180	°C
T <sub>HYS</sub>	Thermal shutdown hysteresis			40		°C

<sup>(2)</sup> For  $V_M > 16.5 \text{ V}$ , the output current on OUTx must be limited to 4 A

# 6.6 I2C Timing Requirements


		MIN	NOM MAX	UNIT		
STANDARD MODE						
f <sub>SCL</sub>	SCL Clock frequency	0	100	kHz		



# **I2C Timing Requirements (continued)**

		MIN	NOM MAX	UNIT
t <sub>HD,STA</sub>	Hold time (repeated) START condition. After this period, the first clock pulse is generated	4		μs
$t_{LOW}$	LOW period of the SCL clock	4.7		μs
t <sub>HIGH</sub>	HIGH period of the SCL clock	4		μs
t <sub>SU,STA</sub>	Setup time for a repeated START condition	4.7		μs
t <sub>HD,DAT</sub>	Data hold time: For I2C bus devices	0	3.45	μs
t <sub>SU,DAT</sub>	Data set-up time	250		ns
t <sub>R</sub>	SDA and SCL rise time		1000	ns
t <sub>F</sub>	SDA and SCL fall time		300	ns
t <sub>SU,STO</sub>	Set-up time for STOP condition	4		μs
t <sub>BUF</sub>	Bus free time between a STOP and START condition	4.7		μs
FAST MODE	<u> </u>			
f <sub>SCL</sub>	SCL Clock frequency	0	400	kHz
t <sub>HD,STA</sub>	Hold time (repeated) START condition. After this period, the first clock pulse is generated	0.6		μs
$t_{LOW}$	LOW period of the SCL clock	1.3		μs
t <sub>HIGH</sub>	HIGH period of the SCL clock	0.6		μs
t <sub>SU,STA</sub>	Setup time for a repeated START condition	0.6		μs
t <sub>HD,DAT</sub>	Data hold time: For I2C bus devices	0	0.9	μs
t <sub>SU,DAT</sub>	Data set-up time	250		ns
t <sub>R</sub>	SDA and SCL rise time		300	ns
t <sub>F</sub>	SDA and SCL fall time		300	ns
t <sub>SU,STO</sub>	Set-up time for STOP condition	0.6		μs
t <sub>BUF</sub>	Bus free time between a STOP and START condition	1.3		μs
t <sub>SP</sub>	Pulse width of spikes to be supressed by input noise filter		50	ns








Figure 1. Timing Diagram





Figure 2. I<sup>2</sup>C Timing Diagram

Submit Documentation Feedback

Copyright © 2018–2019, Texas Instruments Incorporated



## 6.7 Typical Characteristics




Copyright © 2018–2019, Texas Instruments Incorporated

Submit Documentation Feedback



## **Typical Characteristics (continued)**



 $T_A = -40$ °C


 $T_A = 25^{\circ}C$   $T_A = 85^{\circ}C$ 


16

18



# **Typical Characteristics (continued)**






10

Supply Voltage (V)

12

6

0.9 0.8



 $T_A = -40$ °C 0.7  $T_A = 25^{\circ}C$  $T_A = 85^{\circ}C$ 0.6 2 6 10 12 16 Supply Voltage (V)

Figure 13. Open Load High-Side Threshold Voltage (V<sub>OL HS</sub>) vs Supply Voltage (V<sub>VM</sub>)

Figure 14. Open Load Low-Side Threshold Voltage (V<sub>OL\_LS</sub>) vs Supply Voltage (V<sub>VM</sub>)



# 7 Detailed Description

#### 7.1 Overview

The DRV8847 device is an integrated 2.7-V to 18-V dual motor driver for industrial brushed and stepper motor applications. This driver can drive two DC motors, a bipolar stepper motor, or the solenoid loads. The device integrates two H-bridges that use NMOS low-side and high-side drivers and current-sense regulation circuitry. The DRV8847 device supports a high output current of 1-A RMS per H-bridge using low-R<sub>DS(ON)</sub> integrated MOSFETs.

A simple PWM interface option allows easy interfacing to the H-bridge outputs. The interface options can be configured using the MODE and IN3 pins in the DRV8847 device. The interface options can be configured through a I<sup>2</sup>C interface in the I<sup>2</sup>C device variant (DRV8847S).

The current regulation uses a fixed off-time ( $t_{OFF}$ ) PWM scheme. The trip point for current regulation is controlled by the value of the sense resistor and fixed internal  $V_{TRIP}$  value.

A low-power sleep mode is included which lets the system save power when not driving the motor.

The DRV8847 device is available in three different packages:

- 16-pin TSSOP (no thermal pad)
- 16 pin HTSSOP (PowerPAD)
- 16 pin WQFN (thermal pad)

The I<sup>2</sup>C variant of the DRV8847 device is also available for a detailed diagnostics requirement and multi-slave operation with multi-slave operation control over I<sup>2</sup>C bus.

The DRV8847S device variant is available in one package which is the 16-pin TSSOP (no thermal pad).

The DRV8847 device has a broad range of integrated protection features. These features include power supply undervoltage lockout, open-load detection, overcurrent faults, and thermal shutdown.



# 7.2 Functional Block Diagram




Figure 15. Block Diagram for DRV8847

Copyright © 2018–2019, Texas Instruments Incorporated

Submit Documentation Feedback



# **Functional Block Diagram (continued)**




Figure 16. Block Diagram for DRV8847S

Submit Documentation Feedback



### 7.3 Feature Description

Table 1 lists the recommended values of the external components for the gate driver.

COMPONENT	PIN 1	PIN 2	RECOMMENDED
C <sub>VM1</sub>	VM	GND	10-μF (minimum) VM-rated capacitor
C <sub>VM2</sub>	VM	GND	0.1-µF VM-rated ceramic capacitor
R <sub>nFAULT</sub>	VEXT <sup>(1)</sup>	nFAULT	>1 kΩ
R <sub>ISEN12</sub>	ISEN12	GND	Sense resistor, see the <i>Typical Application</i> for sizing
R <sub>ISEN34</sub>	ISEN34	GND	Sense resistor, see the <i>Typical Application</i> for sizing

<sup>(1)</sup> VEXT is not a pin on the DRV8847 device, but a pullup resistor on the VEXT external supply voltage is required for the open-drain output, nFAULT.

### 7.3.1 PWM Motor Drivers

The DRV8847 device has two identical H-bridge motor drivers with current-control PWM circuitry. Figure 17 shows a block diagram of the circuitry.

The two H-bridges can also be used as four independent half-bridges depending upon the interface option. The ISENxx pin can be only used together with two half-bridges.




Figure 17. PWM Motor Driver Circuitry



### 7.3.2 Bridge Operation

The full-bridge can operate in four different operating modes: forward, reverse, coast (fast decay), and brake (slow decay) operation.

### 7.3.2.1 Forward Operation

This operating mode refers to the forward rotation of the motor such that the current flows from terminal A (OUT1 or OUT3) to terminal B (OUT2 or OUT4) as shown in Figure 18. In this mode, terminal A is connected to VM and terminal B is connected to ground.




Figure 18. Forward Operation

## 7.3.2.2 Reverse Operation

This operating mode refers to the reverse rotation of the motor such that the current flows from terminal B (OUT2 or OUT4) to terminal A (OUT1 or OUT3) as shown in Figure 19. In this mode, terminal A is connected to ground and terminal B is connected to VM.




Figure 19. Reverse Operation

Product Folder Links: DRV8847

Copyright © 2018-2019, Texas Instruments Incorporated



### 7.3.2.3 Coast Operation (Fast Decay)

In this operating mode, all the FETs of the full-bridges are in the high impedance (Hi-Z) state. The motor also goes to the Hi-Z state, and the motor starts coasting. This operating mode also helps to decay the motor current faster and is therefore also referred to as a fast decay mode. If the motor was initially connected in forward operation (current flows from terminal A to terminal B) and if the coast operation is applied, then, because of the inductive nature of motor load, the current continues to flow in the same direction (A to B), and the anti-parallel diodes of the alternate FETs starts conducting as shown in Figure 20. This flow of current through anti-parallel diodes lets the current decrease rapidly because of the higher negative potential created by the supply voltage, VM.




Figure 20. Coast Operation (Fast Decay)

### 7.3.2.4 Brake Operation (Slow Decay)

This operating mode is realized by switching on both of the low-side FETs of the full-bridge as shown in Figure 21. A current circulation path is provided when both low-side FETs are turned on. Due to this circulation path, the current decays to ground using the resistance of the motor and of the low-side FET. Because this current decay is less when compared to the coast operation because of the low potential difference, this mode is also referred to the slow decay mode.




Figure 21. Brake Operation (Slow Decay)



## 7.3.3 Bridge Control

The DRV8847 device can be configured in four different operating modes depending on user requirements. The MODE and IN3 pins are used to configure the DRV8847 in one of the four different interfaces: 4-pin interface, 2-pin interface, a parallel bridge interface, and the independent bridge interface. Mode selection is done using the I<sup>2</sup>C registers in the DRV8847S device variant (see the *Programming* section). Table 2 lists the configurations to select the operating mode of the bridges.

Table 2. Bridge Mode Selection (DRV8847 Hardware Device Variant)

nSLEEP	MODE	IN3	INTERFACE
0	X	Х	Sleep mode
1	0	Х	4-pin interface
1	1	0	2-pin interface
1	1	1	Parallel bridge interface
1	Z	Х	Independent bridge interface

#### NOTE

The MODE pin is not latched during driver operation. Therefore, TI does not recommend connecting this pin to a controller to use at any time.

#### 7.3.3.1 4-Pin Interface

In the 4-pin interface, the DRV8847 device is configured to drive a stepper motor or two BDC motors with fully functional modes. To configure 4-pin interface operation, connect the MODE pin to ground and use the IN1, IN2, IN3, and IN4 pins to control the drivers. In this mode, the stepper or brushed DC motor can operate with all four modes (forward, reverse, coast, and brake mode) and the stepper motor can operate in either full-stepping mode or the non-circulating half-stepping mode. Sense resistors can be connected to the ISEN12 and ISEN34 pins for independent current regulation in bridge-12 and bridge-34 respectively.

Use this interface option for the following loads:

- Stepper motor in full-stepping mode (with or without current regulation)
- Stepper motor in half-stepping mode (with or without current regulation)
- Single or dual BDC motor (with or without current regulation) with full functional BDC modes (forward, reverse, brake, and coast mode)

Table 3 lists the configurations for 4-pin interface operation and Figure 22 shows the application diagram for 4-pin interface operation.

Table 3. 4-Pin Interface (MODE = 0)

nSLEEP	IN1	IN2	IN3	IN4	OUT1	OUT2	OUT3	OUT4	FUNCTION (DC MOTOR)
0	Χ	Х	Х	Х	Z	Z	Z	Z	Sleep mode
1	0	0			Z	Z			Motor coast (fast decay)
1	0	1			L	Н			Reverse direction
1	1	0			Н	L			Forward direction
1	1	1			L	L			Motor brake (slow decay)
1			0	0			Z	Z	Motor coast (fast decay)
1			0	1			L	Н	Reverse direction
1			1	0			Н	L	Forward direction
1			1	1			L	L	Motor brake (slow decay)






Figure 22. 4-Pin Interface Operation

### 7.3.3.2 2-Pin Interface

In the 2-pin interface, the DRV8847 device is configured to drive a stepper motor or two BDC motors with lower number of control inputs from microcontroller. To configure 2-pin interface operation, connect the MODE pin to the external supply (3.3 V or 5 V), connect the IN3 pin to ground, and use the IN1 and IN2 pins to control the driver. In this mode, the stepper or brushed DC motor operate in only two modes (forward mode and reverse mode) i.e. only full-step operation is supported for stepper motor. This 2-pin interface is very useful for low GPIO applications such as refrigerator dampers. Sense resistors can be connected to the ISEN12 and ISEN34 pins for current regulation.

Use this interface option for the following loads:

- Stepper motor in full stepping mode (with or without current regulation)
- Single or dual BDC motor (with or without current regulation) with reduced functional BDC modes (forward and reverse mode only)

Product Folder Links: DRV8847

Submit Documentation Feedback



Table 4 lists the configurations for 2-pin interface operation and Figure 23 shows the application diagram for 2-pin interface operation.

Table 4. 2-Pin Interface (MODE = 1, IN3 = 0)

nSLEEP	IN1	IN2	IN3	IN4	OUT1	OUT2	OUT3	OUT4	FUNCTION (DC MOTOR)
0	Х	Х	Х	Х	Z	Z	Z	Z	Sleep mode
1	0		0	Х	L	Н			Reverse direction
1	1		0	Х	Н	L			Forward direction
1		0	0	Х			L	Н	Reverse direction
1		1	0	Х			Н	L	Forward direction




Figure 23. 2-Pin Interface Operation

Submit Documentation Feedback

Copyright © 2018–2019, Texas Instruments Incorporated



#### NOTE

In this mode, two of the OUTx pins are always 'ON' if the device is in non-sleep state (nSLEEP = HIGH). Therefore, to completely de-energize the motor-coils connected to OUTx pins, the user has to pull-down nSLEEP pin.

#### 7.3.3.3 Parallel Bridge Interface

In the parallel bridge interface, the DRV8847 device is configured to drive a higher current BDC motor by using the driver in parallel to deliver twice the motor current. To go to parallel bridge interface operation, connect the MODE and IN3 pins to the external supply (3.3 V or 5 V) and use the IN1 and IN2 pins to control the driver. This mode can deliver the full functionality of the BDC motor control with all four modes (forward, reverse, coast, and brake mode).

Use this interface option for the following loads:

- One high current BDC motor (with or without current regulation) with full functional BDC modes (forward, reverse, brake, and coast mode)
- Two independent BDC motors operating together (with or without current regulation) with full functional BDC modes (forward, reverse, brake, and coast mode)

Table 5 lists the configurations for parallel bridge interface operation, and Figure 24 shows the application diagram for parallel bridge interface operation.

							•	•	•
nSLEEP	IN1	IN2	IN3	IN4	OUT1	OUT2	OUT3	OUT4	FUNCTION (DC MOTOR)
0	Х	Х	Х	Х	Z	Z	Z	Z	Sleep mode
1	0	0	1	Х	Z	Z	Z	Z	Motor coast (fast decay)
1	0	1	1	Х	L	Н	L	Н	Reverse direction
1	1	0	1	Х	Н	L	Н	L	Forward direction
1	1	1	1	Х	L	L	L	L	Motor brake (slow decay)

Table 5. Parallel Interface (MODE = 1, IN3 = 1)

pyright ⊚ 2016–2019, Texas instruments incorporated

Product Folder Links: *DRV8847* 






Figure 24. Parallel Mode Operation

## 7.3.3.4 Independent Bridge Interface

In the independent bridge interface, the DRV8847 device is configured for independent half-bridge operation. To configure independent bridge interface operation, leave the MODE pin unconnected (Hi-Z state) and use the IN1, IN2, IN3, and IN4 pins to independently control the OUT1, OUT2, OUT3, and OUT4 pins respectively. Only two output states of the OUTx pin can be controlled (either connected to VM or connected to GND). This mode is used to drive independent loads such as relays and solenoids.

Use this interface option for the following loads:

- Relay or solenoid coils connected between OUTx and VM/ground pin without current regulation
- Single or dual BDC motor (with or without current regulation) with three functional BDC modes (forward, reverse, and braking mode only)
- Stepper motor in full-stepping mode (with or without current regulation)
- Stepper motor in half-stepping mode (with or without current regulation) using brake mode

Submit Documentation Feedback

Copyright © 2018–2019, Texas Instruments Incorporated



Table 6 lists the configurations for independent bridge interface operation and Figure 25 shows the application diagram for independent bridge interface operation.

Table 6. Independent Bridge Interface (MODE = Hi-Z)

nSLEEP	IN1	IN2	IN3	IN4	OUT1	OUT2	OUT3	OUT4	FUNCTION (DC MOTOR)
0	Χ	Х	Х	Х	Z	Z	Z	Z	Sleep mode
1	0				L				OUT1 connected to GND
1	1				Н				OUT1 connected to VM
1		0				L			OUT2 connected to GND
1		1				Н			OUT2 connected to VM
1			0				L		OUT3 connected to GND
1			1				Н		OUT3 connected to VM
1				0				L	OUT4 connected to GND
1				1				Н	OUT4 connected to VM






Figure 25. Independent Bridge Interface

### 7.3.4 Current Regulation

The current through the motor windings is regulated by a fixed off-time PWM current regulation circuit. With brushed DC motors, current regulation can be used to limit the stall current (which is also the start-up current) of the motor.

Current regulation works as follows: When an H-bridge is enabled, current rises through the winding at a rate dependent on the supply voltage and inductance of the winding. If the current reaches the current trip threshold, the bridge disables the current for a time t<sub>OFF</sub> before starting the next PWM cycle.

#### **NOTE**

Immediately after the current is enabled, the voltage on the ISENxx pin is ignored for a period of time  $(t_{BLANK})$  before enabling the current sense circuitry. This blanking time also sets the minimum on-time of the PWM cycle.

Submit Documentation Feedback



The PWM trip current is set by a comparator which compares the voltage across a current sense resistor connected to the ISENxx pin with a reference voltage. This reference voltage ( $V_{TRIP}$ ) is generated on-chip and decides the current trip level.

The full-scale trip current in a winding is calculated as shown in Equation 1.

$$I_{TRIP} = Torque \frac{V_{TRIP}}{R_{SENSExx}}$$

#### where

- I<sub>TRIP</sub> is the regulated current.
- V<sub>TRIP</sub> is the internally generated trip voltage.
- R<sub>SENSExx</sub> is the resistance of the sense resistor.
- Torque is the torque scalar, the value of which depends on the input on TRQ pin. TRQ = 100% for TRQ pin connected to GND (DRV8847) or TRQ bit set to 0 (DRV8847S) and TRQ = 50% connected to V<sub>EXT</sub> (DRV8847) or TRQ bit set to 1 (DRV8847S).

For example, if the  $V_{TRIP}$  voltage is 150 mV and the value of the sense resistor is 150 m $\Omega$ , the full-scale trip current is 1 A (150 mV / (150 m $\Omega$ ) = 1 A).

#### NOTE

If current control is not needed, connect the ISENxx pins directly to ground.

# 7.3.5 Current Recirculation and Decay Modes

During PWM current trip operation, the H-bridge is enabled to drive current through the motor winding until the trip threshold of the current regulation is reached. After the trip current threshold is reached, the drive current is interrupted, but, because of the inductive nature of the motor, current must continue to flow for some time. This continuous flow of current is called recirculation current. A mixed decay allows a better current regulation by optimizing the current ripple by using fast and slow decay.

Mixed decay is a combination of fast and slow decay modes. In fast decay mode, the anti-parallel diodes of the opposite FETs are conducting on to let the current decay faster as shown in Figure 26 (see case 2). In slow decay mode, winding current is recirculated by enabling both low-side FETs in the bridge (see case 3 in Figure 26). Mixed decay starts with fast decay, then goes to slow decay. In the DRV8847 device, the mixed decay ratio is 25% fast decay and 75% slow decay as shown in Figure 27.




Figure 26. Decay Modes




Figure 27. Mixed Decay

#### NOTE

The current regulation scheme uses a single sense resistor and hence always works for two half bridges even when used in "Independent Bridge Interface". It is recommended that current regulation not be used for loads using independent half bridges.

#### 7.3.6 Torque Scalar

The torque scalar is used to dynamically adjust the output current through a digital input pin, TRQ. This torque scalar decreases the trip reference value of the output current to 50% (whenever the TRQ pin is pulled-high). Torque scalar can be used to scale the holding torque of the stepper motor. For the I<sup>2</sup>C device variant (DRV8847S), this feature is implemented through an I<sup>2</sup>C register.

When the TRQ pin is pulled-low (or the TRQ bit is reset in the DRV8847S device variant), then trip current is calculated using Equation 2.

$$I_{TRIP} = \frac{Torque \times V_{TRIP}}{R_{SENSExx}}$$
 (2)

When the TRQ pin is pulled-high (or the TRQ bit is set in the DRV8847S device variant), then trip current is calculated using Equation 3.

$$I_{TRIP} = 0.5 \frac{V_{TRIP}}{R_{SENSExx}}$$
(3)



### 7.3.7 Stepping Modes

The DRV8847 device is used to drive a stepper motor in full-stepping mode or non-circulating half-stepping mode using the following bridge configurations:

- Full-stepping mode (with or without current regulation)
  - Using 4-pin interface configuration
  - Using 2-pin interface configuration
- Half-stepping mode (with or without current regulation)
  - Using 4-pin interface configuration

## 7.3.7.1 Full-Stepping Mode (4-Pin Interface)

In full-stepping mode, the full-bridge operates in either of two modes (forward or reverse mode) with a phase shift of 90° between the two windings.

In 4-pin interface, the PWM input is applied to the IN1, IN2, IN3, and IN4 pins as shown in Figure 28 and the driver operates only in forward (FRW) and reverse (REV) mode.




Figure 28. Full-Stepping Mode Using 4-Pin Interface



## 7.3.7.2 Full-Stepping Mode (2-Pin Interface)

In full-stepping using the 2-pin interface, the PWM input is only applied to the IN1 and IN2 pins, and the IN3 is connected to ground (see the *Figure 23* section). Figure 29 shows the full-stepping mode of stepper motor using the 2-pin interface




Figure 29. Full-Stepping Mode Using 2-Pin Interface

Product Folder Links: DRV8847

30



# 7.3.7.3 Half-Stepping Mode (With Non-Driving Fast Decay)

In half-stepping mode, the full-bridge operates in one of the three modes (forward, reverse, or coast mode) with a phase shift of 45° between the two windings.

In 4-pin interface, the PWM input is connected to the IN1, IN2, IN3, and IN4 pins as shown in Figure 30, and the driver operates in forward, reverse, and coast mode.




Figure 30. Half-Stepping Mode Using 4-Pin Interface (With Non-Driving Fast Decay)



# 7.3.7.4 Half-Stepping Mode (With Non-Driving Slow Decay)

In this half-stepping mode, the non-driving state is slow decay (braking mode). Therefore, the full-bridge operates in one of the three modes (forward, reverse, or brake mode) with a phase shift of 45° between the two windings.

In 4-pin interface, the PWM input is connected to the IN1, IN2, IN3, and IN4 pins as shown in Figure 31, and the driver operates in forward, reverse, and brake mode.




Figure 31. Half-Stepping Mode Using 4-Pin Interface (With Non-Driving Slow Decay)

Submit Documentation Feedback



#### 7.3.8 Motor Driver Protection Circuits

The DRV8847 device is protected against VM undervoltage, overcurrent, open load, and over temperature events.

#### 7.3.8.1 Overcurrent Protection (OCP)

The DRV8847 is protected against overcurrent by overcurrent protection trip. The OCP circuit on each FET disables the current flow through the FET by removing the gate drive. If this overcurrent detection continues for longer than the OCP deglitch time ( $t_{OCP}$ ), all FETs in the H-bridge (or half-bridge in the independent interface) are disabled and the nFAULT pin is driven low. The DRV8847 device stays disabled until the retry time  $t_{RETRY}$  occurs whereas the DRV8847S device has a programmable option for auto-retry or the latch mode.

#### 7.3.8.1.1 OCP Automatic Retry (Hardware Device and Software Device (OCPR = 0b))

After an OCP event in this mode, the corresponding half-bridges, full-bridge, or both bridges (depending on the MODE bits) are disabled and the nFAULT pin is driven low (see Table 13 and Table 14). The OCP and corresponding OCPx bits are latched high in the I<sup>2</sup>C registers (see the *Register Map* section). Normal operation resumes automatically (motor driver operation and the nFAULT pin is released) after the t<sub>RETRY</sub> time elapses as shown in Figure 32. The OCP and OCPx bits remain latched until the t<sub>RETRY</sub> period expires.




Figure 32. OCP Operation

#### 7.3.8.1.2 OCP Latch Mode (Software Device (OCPR = 1b))

OCP latch mode is only available in the DRV8847S device. After an OCP event, the corresponding half-bridges, full-bridge, or both bridges (depending on the MODE bits) are disabled and the nFAULT pin is driven low. The OCP and corresponding OCPx bits are latched high in the I<sup>2</sup>C registers (see the *Register Map* section). Normal operation continues (motor driver operation and the nFAULT pin is released) when the OCP condition is removed and a clear faults command is issued through the CLR\_FLT bit.

#### NOTE

For supply voltage,  $V_{VM} > 16.5$ -V, if the OUTx current (FET current) exceeds 4-A, then the device operation is pushed beyond the safe operating area (SOA) of the device. User has to ensure that the FET-current is below 4-A for device safe operation for supply voltage above 16.5-V.

#### 7.3.8.2 Thermal Shutdown (TSD)

If the die temperature exceeds thermal shutdown limits (T<sub>TSD</sub>), all FETs in the H-bridge are disabled and the nFAULT pin is driven low. After the die temperature decreases to a value within the specified limits, normal operation resumes automatically. The nFAULT pin is released after operation starts again.



### 7.3.8.3 VM Undervoltage Lockout (VM\_UVLO)

Whenever the voltage on the VM pin falls below the UVLO falling threshold voltage,  $V_{UVLO}$ , all circuitry in the device is disabled, and all internal logic is reset. Operation continues when the  $V_{VM}$  voltage rises above the UVLO rising threshold as shown in Figure 33. The nFAULT pin is driven low during an undervoltage condition and is released after operation starts again.




Figure 33. VM UVLO Operation

#### 7.3.8.4 Open Load Detection (OLD)

An open load detection feature is also implemented in this device. This diagnostic test runs at device power up or when the DRV8847 device comes out from sleep mode (rising edge on the nSLEEP pin). The OLD diagnostic test can run any time in the I<sup>2</sup>C variant device (DRV8847S) using the OLDOD (OLD On Demand) bit.

The OLD implementation is done on the full-bridge and the half-bridge. In the DRV8847 device, during an open-load condition, the half-bridges, full-bridge, or both bridges (depending on the MODE pin) are always operating and the nFAULT pin is pulled-low. The user must reset the power to release the nFAULT pin by doing the OLD sequence again. Table 7 lists the different OLD scenarios for the DRV8847 device.

In the DRV8847S device, the user can program the full-bridge or half-bridge to be in the operating mode or the Hi-Z state, whenever an open-load condition is detected by using the OLDBO (OLD Bridge Operation) bit. Moreover, the nFAULT signaling on the OLD bit can be disabled using the OLDFD (OLD Fault Disable) bit. For detailed I<sup>2</sup>C register settings, see the *Register Map* section. Table 8 lists the different OLD scenarios for the DRV8847S device.

#### NOTE

For accurate OLD operation, the user must ensure that the motor is stationary (or current in connected load becomes zero) before the open load on-demand command is executed.



## Table 7. Open Load Detection in DRV8847

INTERFACE	LOAD TYPE	OLD	BRIDGE OPERATION	nFAULT
	Full-Bridge Connected	NO	YES	NO
4-pin	Half-Bridge Connected	NO	YES	NO
2-pin	Bridge Open	YES	YES	YES
	One Half-Bridge Open	YES	YES	YES
	Full-Bridge Connected	NO	YES	NO
Dorollol bridge	Half-Bridge Connected	NO	YES	NO
Parallel bridge	Bridge Open	YES	YES	YES
	One Half-Bridge Open	YES	YES	YES
	Full-Bridge Connected	NO	YES	NO
Independent	Half-Bridge Connected	NO	YES	NO
bridge	Bridge Open	YES	YES	YES
	One Half-Bridge Open	YES	YES	YES

# Table 8. Open Load Detection in DRV8847S (Full-bridge-12)

INTEREACE	LOAD TYPE	OLD	BRIDGE OF	PERATION <sup>(1)</sup>		OLD BITS				
INTERFACE	LOAD TIPE	OLD	OLDBO = 0b	OLDBO = 1b	nFAULT	OLD1	OLD2	OLD3	OLD4	
	Full-bridge connected	NO	YES	YES	NO	0b	0b	Χ	Х	
4-pin	Half-bridge connected	NO	YES	YES	NO	0b	0b	X	X	
2-pin	Bridge open	YES	YES	NO	YES	1b	1b	Х	X	
_ P	One half-bridge open	YES	YES	NO	YES	1b or 0b <sup>(2)</sup>	0b or 1b	Х	Х	
	Full-bridge connected	NO	YES	YES	NO	0b	0b	Х	Х	
	Half-bridge connected	NO	YES	YES	NO	0b	0b	Χ	Х	
Parallel bridge	Bridge open	YES	YES	NO	YES	1b	1b	X	X	
	One half-Bridge Open	YES	YES	NO	YES	1b or 0b	0b or 1b	Х	Х	
	Full-Bridge Connected	NO	YES	YES	NO	0b	0b	X	Х	
Indopondent	Half-Bridge Connected	NO	YES	YES	NO	0b	0b	X	Х	
Independent bridge	Bridge Open	YES	YES	NO	YES	1b	1b	Χ	X	
	One Half-Bridge Open	YES	YES	NO	YES	1b or 0b	0b or 1b	Х	Х	

The open-load detect sequence comprise of three detection states in which the driver ensures that any of the load is either connected or open as follows.

<sup>(1)</sup> The operation of the bridge is subjected to the selected mode type:(a) In 4-pin or 2-pin interface, the corresponding bridge is in the operating or Hi-Z state.

<sup>(</sup>b) In parallel bridge (BDC) interface, both bridges are in the operating or Hi-Z state.
(c) In independent bridge interface, the corresponding half-bridge is in the operating or Hi-Z state.

<sup>(2)</sup> Depending on which half-bridge is open, the corresponding bit in the I<sup>2</sup>C register is set.



### 7.3.8.4.1 Full-Bridge Open Load Detection

As shown in Figure 34, during device wakeup, a constant current source pulls the OUT1 pin to the AVDD (internal) fixed voltage which allows current flow from OUT1 to OUT2 terminal. The current drawn is completely dependent on the motor resistance between OUT1 and OUT2. Depending on this current and the comparator threshold voltage ( $V_{OL\_HS}$  and  $V_{OL\_LS}$ ), the comparator output OL1\_HS and OL2\_LS are either set or reset which determines the open load status. Table 9 shows the states of OL1\_HS and OL2\_LS for the open load detect. This test executes before the  $t_{WAKE}$  or  $t_{ON}$  time has elapsed. When an open load is detected, the nFAULT pin is latched low until the device is power cycled or device reset with nSLEEP pin. A similar implementation is done for the OUT3 and OUT4 pins.

Table 9. Open Load Detection for Full-Bridge Connection

OL1_HS	OL2_LS	OLD STATUS
0	0	NO OLD
0	1	
1	0	
1	1	OLD




Figure 34. Open Load Detect Circuit for Full-Bridge Connection

Submit Documentation Feedback

Copyright © 2018–2019, Texas Instruments Incorporated



#### **NOTE**

AVDD voltage is the internal regulator voltage and is determined as min ( $V_{VM}$ , 4.2 V). Hence, for supply voltage ( $V_{VM}$ ) higher than 4.2 V, this voltage is fixed at 4.2 V else it is equal to supply voltage ( $V_{VM}$ ).

#### 7.3.8.4.2 Load Connected to VM

For detection of the VM connected load, a constant current source pull-down the OUT1 node as shown in Figure 35. This allows the current to flow from VM to OUT1 depending upon the value of load resistor (R<sub>L</sub>) connected between OUT1 and VM. Higher current (not open load) will allow the OL1\_LS comparator to set and higher current resets the comparator output as shown in Table 10 for open load detection.

Table 10. Open Load Detection for VM Connected Load

OL1_LS	OLD STATUS
0	NO OLD
1	OLD




Figure 35. Open Load Detect Circuit for Load Connected to VM



### 7.3.8.4.3 Load Connected to GND

For detection of the GND connected load, the OUT1 node is pulled-up by the internal current source and the internal (4.2-V) fixed voltage as shown in Figure 36. This allows the current to flow from OUT1 to GND depending upon the value of load resistor (R<sub>L</sub>) connected between OUT1 and GND. Higher current (not open load) will allow the OL1\_HS comparator to set and higher current resets the comparator output as shown in Table 11.

Table 11. Open Load Detection for GND Connected Load

OL1_HS	OLD STATUS
0	NO OLD
1	OLD




Figure 36. Open Load Detect Circuit for Load Connected to GND

Submit Documentation Feedback



#### 7.4 Device Functional Modes

The DRV8847 device is active until the nSLEEP pin is pulled logic low. In sleep mode, the internal circuitry (charge pump and regulators) is disabled and all internal FETs are disabled (Hi-Z state).

The device goes to operating mode automatically if the nSLEEP pin is pulled logic high.  $t_{WAKE}$  must elapse before the device is ready for inputs. The nFAULT pin asserts for small duration during power-up. Various functional modes are described in Table 12.

The DRV8847 device goes to a fault mode in the event of VM undervoltage (UVLO), overcurrent (OCP), openload detection (OLD), and thermal shutdown (TSD). The functionality of each fault depends on the type of fault listed in Table 13 for the DRV8847 device and Table 14 for the DRV8847S device.

#### NOTE

The t<sub>SLEEP</sub> time must elapse before the device goes to sleep mode.

**Table 12. Functional Modes** 

MODE	CONDITION	H-BRIDGE	INTERNAL CIRCUITS	
Operating	2.7 V < V <sub>VM</sub> < 18 V nSLEEP pin = 1	Operating	Operating	
Sleep	2.7 V < V <sub>VM</sub> < 18 V nSLEEP pin = 0	Disabled	Disabled	
Fault	Any fault condition met	Depends on fault	Depends on fault	

Table 13. Fault Support for DRV8847

FAULT	INTERFACE	CONDITION	REPORT	H-BRIDGE	INTERNAL CIRCUITS	RECOVERY	
VM undervoltage (VM_UVLO)	All interfaces	VM < V <sub>UVLO</sub>	nFAULT	Both H-bridges in Hi-Z state	Shutdown	Automatic: VM > V <sub>UVLO</sub>	
	4-pin 2-pin			Corresponding H- bridges in Hi-Z state			
Overcurrent (OCP)	Parallel bridge	I > I <sub>OCP</sub>	nFAULT	Both H-bridges in Hi-Z state	Operating	Automatic: t <sub>RETRY</sub>	
	Independent bridge			Corresponding half-bridges in Hi-Z state			
	4-pin	Full-bridge open	nFAULT	H-bridge in operating mode			
Open load detect (OLD)	2-pin Parallel bridge	Full-bridges open	nFAULT	Both H-bridges in operating mode	Operating	Power cycle /RESET: OUTx Connected	
	Independent bridge	Half-bridge open	nFAULT	Half-bridge in operating mode		20.11.00.00	
Thermal shutdown (TSD)	All interfaces	$T_J > T_{TSD}$ (min 150°C)	nFAULT	Both H-bridges in Hi-Z state	Operating	$T_J < T_{TSD}$ ( $T_{HYS}$ typ 40°C)	



### Table 14. Fault Support for DRV8847S

FAULT	MODE	CONDITION	REPORT	H-BRIDGE	INTERNAL CIRCUITS	RECOVERY
VM undervoltage (VM_UVLO)	All interfaces	VM < V <sub>UVLO</sub>	nFAULT	Both H-bridges in Hi-Z state	Shutdown	Automatic: VM > V <sub>UVLO</sub>
	4-pin 2-pin			Corresponding H- bridges in Hi-Z state		
Overcurrent (OCP)	Parallel bridge	I > I <sub>OCP</sub>	nFAULT	Both H-bridges in Hi-Z state	Operating	Automatic: t <sub>RETRY</sub>
	Independent bridge Interface			Corresponding half-bridges in Hi-Z state		
	4-pin	Full-bridge open	nFAULT	H-bridge in operating or Hi-Z state <sup>(1)</sup>		
Open load detect (OLD)	2-pin Parallel bridge	Full-bridges open	nFAULT	Both H-bridges in operating or Hi-Z state	Operating	Power cycle / RESET: OUTx Connected
	Independent bridge	Half-bridge open nFAULT Half-bridge in operating or Hi-Z state				
Thermal shutdown (TSD)	All interfaces	$T_J > T_{TSD}$ (min 150°C)	nFAULT	Both H-bridges in Hi-Z state	Operating	$T_J < T_{TSD}$ ( $T_{HYS}$ typ 40°C)

<sup>(1)</sup> The state of the bridge in OLD is dependent on the OLDBO bit as listed in Table 19.

Submit Documentation Feedback

Copyright © 2018–2019, Texas Instruments Incorporated



### 7.5 Programming

This section applies only to the DRV8847S device (I<sup>2</sup>C variant).

#### 7.5.1 I<sup>2</sup>C Communication

### 7.5.1.1 PC Write

To write on the I2C bus, the master device sends a START condition on the bus with the address of the 7-bit slave device. Also, the last bit (the R/W bit) is set to 0b, which signifies a write. After the slave sends the acknowledge bit, the master device then sends the register address of the register to be written. The slave device sends an acknowledge (ACK) signal again which notifies the master device that the slave device is ready. After this process, the master device sends 8-bit write data and terminates the transmission with a STOP condition.



Figure 37. I<sup>2</sup>C Write Sequence

#### 7.5.1.2 PC Read

To read from a slave device, the master device must first communicate to the slave device which register will be read from. This communication is done by the master starting the transmission similarly to the write process which is by setting the address with the R/W bit equal to 0b (signifying a write). The master device then sends the register address of the register to be read from. When the slave device acknowledges this register address, the master device sends a START condition again, followed by the slave address with the R/W bit set to 1b (signifying a read). After this process, the slave device acknowledges the read request and the master device releases the SDA bus, but continues supplying the clock to the slave device.

During this part of the transaction, the master device becomes the master-receiver, and the slave device becomes the slave-transmitter. The master device continues sending out the clock pulses, but releases the SDA line so that the slave device can transmit data. At the end of the byte, the master device send a negative-acknowledge (NACK) signal, signaling to the slave device to stop communications and release the bus. The master device then sends a STOP condition.




Figure 38. I<sup>2</sup>C Read Sequence



### **Programming (continued)**

#### 7.5.2 Multi-Slave Operation

Multi-slave operation is used to control multiple DRV8847S devices through one I<sup>2</sup>C line as shown in Figure 39. The default device address of the DRV8847 device is 0x60 (7-bit address). Therefore, any DRV8847S device can be accessed using this address. The steps for multi-slave configuration for programming device-1 out of 4 connected devices (as shown in Figure 39) are as follows:




Figure 39. Multi-Slave Operation of DRV8847S

- The DRV8847S device variant is configured for multi-slave operation by writing the DISFLT bit (IC2\_CON register) of all connected devices to 1b. This step will disable the nFAULT output pin of all DRV8847S, to avoid any race condition between master and slave I<sup>2</sup>C device.
- Pull the nFAULT pins (nFAULT2, nFAULT3, and nFAULT4 pins) of three devices (2, 3, and 4) to low to release the I<sup>2</sup>C buses of the slave device (device-2, device-3 and device-4). Now only device-1 is connected to master.
- Since, only one device, DRV8847S (1), is connected to the controller, and, therefore, its slave address can be reprogrammed from default 0x60 (7-bit address) to another unique address.
- Similarly, the slave address (SLAVE\_ADDR) of the other three devices (device-2, device-3 and device-4) can be reprogrammed sequentially to unique addresses by a combination of nFAULT pins.
- When all slave addresses are reprogrammed, write the DISFLT bit to 0b (IC2\_CON register). This will enable
  the nFAULT output pin for fault flagging.
- All the nFAULT pins are released and a multi-slave setup is complete. Now all connected slave devices can be accessed using the newly reprogrammed address.
- The above steps should be repeated for any device in case of a power reset (nSLEEP).



### 7.6 Register Map

Table 15 lists the memory-mapped I<sup>2</sup>c registers for the DRV8847 device. The I<sup>2</sup>C registers are used to configure the DRV8847S device and for device diagnostics.

#### NOTE

Do not modify reserved registers or addresses not listed in the register map (Table 15). Writing to these registers may have unintended effects. For all reserved bits, the default value is 0b.

### Table 15. I<sup>2</sup>C Registers

Address	Acronym	Register Name	7	6	5	4	3	2	1	0	Access	Section
0x00	SLAVE_ADDR	Slave Address	RSVD		SLAVE_ADDR			RW	Go			
0x01	IC1_CON	IC1 Control	TRQ	IN4 IN3 IN2 IN1 I2CBC MODE		RW	Go					
0x02	IC2_CON	IC2 Control	CLRFLT	DISFLT	RSVD	DECAY	OCPR	OLDOD	OLDFD	OLDBO	RW	Go
0x03	SLR_STATUS1	Slew Rate and Fault Status-1	RSVD	SLR	RSVD	nFAULT	OCP	OLD	TSDF	UVLOF	RW	Go
0x04	STATUS2	Fault Status-2	OLD4	OLD3	OLD2	OLD1	OCP4	OCP3	OCP2	OCP1	R	Go



Complex bit access types are encoded to fit into small table cells. Table 16 shows the codes that are used for access types in this section.


**Table 16. Access Type Codes** 

Access Type	Code	Description						
Read Type								
R	R	Read						
Write Type								
W	W	Write						
Reset or Defaul	Value							
-n		Value after reset or the default value						

### 7.6.1 Slave Address Register (Address = 0x00) [reset = 0x60]

Slave Address is shown in Figure 40 and described in Table 17.

Figure 40. Slave Address Register



**Table 17. Slave Address Register Field Descriptions** 

Bit	Field	Туре	Reset	Description
7	RSVD	R	0b	Reserved
6-0	SLAVE_ADDR	R/W	1100000b	Slave address (8 bit) The default value is 0x60

### 7.6.2 IC1 Control Register (Address = 0x01) [reset = 0x00]

IC1 Control is shown in Figure 41 and described in Table 18.

Figure 41. IC1 Control Register

7	6	5	4	3	2	1	0
TRQ	IN4	IN3	IN2	IN1	I2CBC	MODE	
R/W-0b	R/W-0b	R/W-0b	R/W-0b	R/W-0b	R/W-0b	R/W-00b	

Table 18. IC1 Control Register Field Descriptions

Bit	Field	Туре	Reset	Description
7	TRQ	R/W	0b	0b = Torque scalar set to 100%
				1b = Torque scalar set to 50%
6	IN4	R/W	0b	The INx bits are used to control the bridge operation.
5	IN3	R/W	0b	The INx bits are used to control the bridge operation.
4	IN2	R/W	0b	The INx bits are used to control the bridge operation.
3	IN1	R/W	0b	The INx bits are used to control the bridge operation.
2	I2CBC	R/W	0b	0b = Bridge control configured by using the INx pins
				1b = Bridge control configured by using the INx bits
1-0	MODE	R/W	00b	00b = 4-pin interface
				01b = 2-pin interface
				10b = Parallel interface
				11b = Independent mode



### 7.6.3 IC2 Control Register (Address = 0x02) [reset = 0x00]

IC2 Control is shown in Figure 42 and described in Table 19.

### Figure 42. IC2 Control Register

7	6	5	4	3	2	1	0
CLRFLT	DISFLT	RSVD	DECAY	OCPR	OLDOD	OLDFD	OLDBO
R/W-0b	R/W-0b	R-0b	R/W-0b	R/W-0b	R/W-0b	R/W-0b	R/W-0b

### **Table 19. IC2 Control Register Field Descriptions**


Bit	Field	Туре	Reset	Description
7	CLRFLT	R/W	Ob	Set this bit to issue a clear FAULT command. This command clears all FAULT bits other than the OLD and OLDx bits. This bit reset to 0b after clearing all the faults.  0b = No clear FAULT command issued  1b = Clear FAULT command issued
6	DISFLT	R/W	0b	0b = nFAULT pin not disable 1b = nFAULT pin is disabled
5	RSVD	R	0b	Reserved
4	DECAY	R/W	0b	0b = 25% fast decay 1b = 100% slow decay
3	OCPR	R/W	0b	0b = OCP auto retry mode 1b = OCP latch mode
2	OLDOD	R/W	0b	0b = Idle 1b = OLD on-demand is activated
1	OLDFD	R/W	0b	0b = Fault signaling on OLD 1b = No fault signaling on OLD
0	OLDBO	R/W	0b	0b = Bridge operating on OLD 1b = Bridge Hi-Z on OLD



### 7.6.4 Slew-Rate and Fault Status-1 Register (Address = 0x03) [reset = 0x40]

Fault Status-1 is shown in Figure 43 and described in Table 20.

### Figure 43. Fault Status-1 Register



### Table 20. Fault Status-1 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7	RSVD	R	0b	Reserved
6	SLR	R/W	0b	0b = 150 ns
				1b = 300 ns
5	RSVD	R	0b	Reserved
4	nFAULT	R	0b	0b = No FAULT detected (mirrors the nFAULT pin)
				1b = FAULT detected
3	OCP	R	0b	0b = No OCP detected
				1b = OCP detected
2	OLD	R	0b	0b = No open load detected
				1b = Open load detected
1	TSDF	R	0b	0b = No TSD fault detected
				1b = TSD fault detected
0	UVLOF	R	0b	0b = No UVLO fault detected
				1b = UVLO fault detected

Product Folder Links: DRV8847


Copyright © 2018–2019, Texas Instruments Incorporated



### 7.6.5 Fault Status-2 Register (Address = 0x04) [reset = 0x00]

Fault Status-2 is shown in Figure 44 and described in Table 21.

### Figure 44. Fault Status-2 Register



### Table 21. Fault Status-2 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7	OLD4	R	0b	0b = No open load detected on OUT4 1b = Open load detected on OUT4
6	OLD3	R	0b	0b = No open load detected on OUT3 1b = Open load detected on OUT3
5	OLD2	R	0b	0b = No open load detected on OUT2 1b = Open load detected on OUT2
4	OLD1	R	0b	0b = No open load detected on OUT1 1b = Open load detected on OUT1
3	OCP4	R	0b	0b = No OCP detected on OUT4 1b = OCP detected on OUT4
2	ОСР3	R	0b	0b = No OCP detected on OUT3 1b = OCP detected on OUT3
1	OCP2	R	0b	0b = No OCP detected on OUT2 1b = OCP detected on OUT2
0	OCP1	R	0b	0b = No OCP detected on OUT1 1b = OCP detected on OUT1



### 8 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 8.1 Application Information

The DRV8847 device is used in applications for stepper or brushed DC motor control.

### 8.2 Typical Application

The user can configure the DRV8847 for stepper motor and dual BDC motor applications as described in this section.

#### 8.2.1 Stepper Motor Application

Figure 45 shows the typical application of the DRV8847 device to drive a stepper motor.




Figure 45. Typical Application Schematic of Device Driving Stepper Motor

#### 8.2.1.1 Design Requirements

Table 22 lists design input parameters for system design.

**Table 22. Design Parameters** 

DESIGN PARAMETER	REFERENCE	EXAMPLE VALUE
Motor supply voltage	$V_{M}$	12 V
Motor winding resistance	$R_L$	34 Ω/phase
Motor winding inductance	LL	33 mH/phase
Motor RMS current	I <sub>RMS</sub>	350 mA
Target trip current	I <sub>TRIP</sub>	350 mA
Trip current reference voltage (internal voltage)	V <sub>TRIP</sub>	150 mV



### 8.2.1.2 Detailed Design Procedure

#### 8.2.1.2.1 Current Regulation

The trip current ( $I_{TRIP}$ ) is the maximum current driven through either winding. The amount of this current depends on the sense resistor value ( $R_{SENSExx}$ ) as shown in Equation 4 (Considering torque setting (TRQ) as 100%).

$$I_{TRIP} = \frac{Torque \times V_{TRIP}}{R_{SENSExx}}$$
(4)

The  $I_{TRIP}$  current is set by a comparator which compares the voltage across the  $R_{SENSExx}$  resistor to a reference voltage. To avoid saturation of the motor, the  $I_{TRIP}$  current must be calculated as shown in Equation 5.

$$I_{TRIP} = \frac{V_{VM}}{R_{L} \ (\Omega) + R_{DS(ON)\_HS} \ (\Omega) + R_{DS(ON)\_LS} \ (\Omega) + R_{SENSExx} \ (\Omega)}$$

where

- V<sub>VM</sub> is the motor supply voltage.
- R<sub>L</sub> is the motor winding resistance.
- R<sub>DS(ON) HS</sub> and R<sub>DS(ON) LS</sub> are the high-side and low-side on-state resistance of the FET.


For an I<sub>TRIP</sub> value of 350 mA, the value of the sense resistor (R<sub>SENSExx</sub>) is calculated as shown in Equation 6.

$$R_{SENSE12} = R_{SENSE34} = \frac{V_{TRIP}}{I_{TRIP}} = \frac{150 \text{ mV}}{350 \text{ mA}} = 428.6 \text{ m}\Omega$$
 (6)

Select the closest available value of 440 m $\Omega$  for the sense resistors. Selecting this value will effect the current accuracy by 2.8%.

# TEXAS INSTRUMENTS


### 8.2.1.3 Application Curves



Submit Documentation Feedback

Copyright © 2018–2019, Texas Instruments Incorporated





Copyright © 2018–2019, Texas Instruments Incorporated

Submit Documentation Feedback



#### 8.2.2 Dual BDC Motor Application

Figure 58 shows the typical application of DRV8847 device to drive dual BDC motors.




Figure 58. Typical Application Schematic of Device Driving Two BDC Motors

### 8.2.2.1 Design Requirements

Table 23 lists the design input parameters for system design.

**DESIGN PARAMETER REFERENCE EXAMPLE VALUE** Motor supply voltage  $V_{M}$ 12 V Motor winding resistance 13.2 Ω  $R_{I}$ Motor winding inductance  $L_{\mathsf{L}}$ 500 µH Motor RMS current 490 mA  $I_{RMS}$ Motor start-up current I<sub>START</sub> 900 mA Target trip current 1.2 A  $I_{TRIP}$ Trip current reference voltage (internal voltage) 150 mV  $V_{TRIP}$ 

Table 23. Design Parameters

### 8.2.2.2 Detailed Design Procedure

#### 8.2.2.2.1 Motor Voltage

The motor voltage used in an application depends on the rating of the selected motor and the desired revolutions per minute (RPM). A higher voltage spins a brushed DC motor faster with the same PWM duty cycle applied to the power FETs. A higher voltage also increases the rate of current change through the inductive motor windings.

#### 8.2.2.2.2 Current Regulation

The trip current ( $I_{TRIP}$ ) is the maximum current driven through either winding. Because the peak current (start current) of the motor is 900 mA, the  $I_{TRIP}$  current level is selected to be just greater than the peak current. The selected  $I_{TRIP}$  value for this example is 1.2 A. Therefore, use Equation 7 to select the value of the sense resistors ( $R_{SENSE12}$  and  $R_{SENSE34}$ ) connected to the ISEN12 and ISEN34 pins.

$$R_{SENSE12} = R_{SENSE34} = \frac{V_{TRIP}}{I_{TRIP}} = \frac{150 \text{ mV}}{1.2 \text{ A}} = 125 \text{ m}\Omega$$
 (7)



#### 8.2.2.2.3 Sense Resistor

For optimal performance, the sense resistor must:

- Be a surface mount component
- Have low inductance
- Be rated for high enough power
- Be placed closely to the motor driver

The power dissipated by the sense resistor equals  $I_{RMS}^2 \times R$ . In this example, the peak current is 900 mA, the RMS motor current is 490 mA, and the sense resistor value is 125 m $\Omega$ . Therefore, the sense resistors ( $R_{SENSE12}$  and  $R_{SENSE34}$ ) dissipate 30 mW (490 mA $^2 \times 125$  m $\Omega = 30$  mW). The power quickly increases with higher current levels.

Resistors typically have a rated power within some ambient temperature range, along with a derated power curve for high ambient temperatures. When a printed circuit board (PCB) is shared with other components generating heat, margin should be added. For best practice, measure the actual sense resistor temperature in a final system, along with the power MOSFETs, because those components are often the hottest.

Because power resistors are larger and more expensive than standard resistors, the common practice is to use multiple standard resistors in parallel, between the sense node and ground. This practice distributes the current and heat dissipation.

#### 8.2.3 Open Load Implementation

This section presents the open load detection circuit and the operation. The open load detection diagnostic test runs during the device power up or when the DRV8847 device comes out from sleep mode. In the I<sup>2</sup>C variant device (DRV8847S), the OLD diagnostic test can run any instant of time using the I<sup>2</sup>C register bits.

#### 8.2.3.1 Open Load Detection Circuit

OLD circuit consists of four main components i.e. current source (and current sink), series sequencing switches (sequenced by the digital core), resistors and comparators. For ground (GND) connected load, the current source ( $I_{OL\_PU}$ ) pulls up the OUTx node to internal regulator voltage (AVDD) and allows the current to flow from internal regulator voltage (AVDD) to ground via the connected load as shown in Figure 59. Moreover, for the supply (VM) connected load, the current sink ( $I_{OL\_PD}$ ) pulls down the current from supply voltage (VM) to ground via the connected load as shown in Figure 61. The resistance of the load connected at the OUTx terminal will change the source / sink current and indirectly the voltage drop across two resistors (12-k $\Omega$  and 15-k $\Omega$ ). This voltage drop across resistors is compared with the reference voltage ( $V_{OL\_HS}$  and  $V_{OL\_LS}$ ) by the internal comparators to give the output as OL1\_HS and OL1\_LS. This comparator output is fed to the open load digital circuit to determine the open load condition.

#### **NOTE**

Following are the values of various parameter shown above: AVDD voltage = 4.2-V,  $I_{OL\_PU}$  = 200- $\mu$ A,  $I_{OL\_PD}$  = 230- $\mu$ A,  $V_{OL\_HS}$  = 2.3-V,  $V_{OL\_LS}$  = 1.2-V.

Note that the values taken above are at the typical condition of supply voltage and temperature. Refer to "Typical Characteristics" section in Specifications for detailed specifications.

#### 8.2.3.2 OLD for Ground Connected Load

Figure 59 shows the ground connected load with internal OLD circuit. When high-side open load sequence is activated (i.e. SW1\_HS is on and SW1\_LS is off), the current source (I<sub>OL\_PU</sub>) pulls up the OUT1 node to internal regulator voltage (AVDD) and current flows from internal regulator voltage (AVDD) to ground via the connected load (R<sub>L</sub>). Now, depending upon if the load is present or not, there can be three cases as follows:

### 8.2.3.2.1 Half Bridge Open

If no-load is connected at the OUT1, then no current flows from AVDD. This pulls up the positive terminal of OL1\_HS comparator to 4.2-V (AVDD). This if compared with 2.3-V ( $V_{OL\_HS}$ ) sets the comparator output to "1", which signifies an open load detect.






Figure 59. Open Load Detect Circuit for Load Connected to Ground (GND)

#### 8.2.3.2.2 Half Bridge Short

If OUT1 pin is shorted to ground, then pull-up current of 200- $\mu$ A ( $I_{OL\_PU}$ ) flows from AVDD. Due to this, there is a voltage drop at the positive terminal of OL1\_HS comparator as:

$$V_{OL1\_HS}(+) = V_{AVDD} - I_{OL\_PU} \times 12k\Omega$$
(8)

Using Equation 8, the V<sub>OL1 HS</sub>(+) is calculated as shown in Equation 9,

$$V_{OL1\_HS}(+) = 4.2V - 200\mu A \times 12k\Omega = 1.8V$$
(9)

This voltage, if compared with 2.3-V ( $V_{OL\_HS}$ ) reset the OL1\_HS comparator output to "0", which signifies a no open load detect.

#### 8.2.3.2.3 Load Connected

If a resistive load  $(R_L)$  is connected between OUT1 and GND, then current flowing from AVDD depends on load reistance  $(R_L)$  as:

$$I_{LOAD} = \frac{V_{AVDD}}{R_L + 12k\Omega}$$
(10)

Now, if the voltage drop at positive terminal of OL1\_HS comparator is higher than 2.3-V ( $V_{OL\_HS}$ ), the comparator sets output to "1" showing as open load. Hence, the voltage required to trip the OL1\_HS comparator is calculated as:

$$V_{OL\_HS} < V_{AVDD} - I_{LOAD} \times 12k\Omega$$
(11)

By putting Equation 10 to Equation 11,

$$V_{OL\_HS} < V_{AVDD} - \frac{V_{AVDD} \times 12k\Omega}{R_L + 12k\Omega}$$
(12)

By solving Equation 12, the load resistance (R<sub>L</sub>) is expressed as,

$$R_{L} > \frac{V_{AVDD} \times 12k\Omega}{V_{AVDD} - V_{OL\_HS}} - 12k\Omega$$
(13)

Submit Documentation Feedback



By putting the values of  $V_{AVDD}$  and  $V_{OL\_HS}$  in Equation 13, the load resistance ( $R_L$ ) is calculated as 14.52-k $\Omega$ . Hence, any resisitive load connected between OUTx and GND above this value is shown as an open-load.

#### **NOTE**

The values of these parameters are taken for a typical case for understanding. These parameters changes with supply voltage and temperature. User has to consider a design margin based on the above calculations.




Figure 60. Resistance Threshold's for Open Load Detect in Ground (GND) Connected Load

#### 8.2.3.3 OLD for Supply (VM) Connected Load

Figure 61 shows the supply (VM) connected load with internal OLD circuit. When low-side open load sequence is activated (i.e. SW1\_HS is off and SW1\_LS is on), the current sink ( $I_{OL\_PD}$ ) pulls down the OUT1 node to supply voltage ( $V_{VM}$ ) and current flows from supply (VM) to ground via the connected load ( $R_L$ ). Now, depending upon if the load is present or not, there can be three cases as follows:




Figure 61. Open Load Detect Circuit for Load Connected to Supply Voltage (VM)

### 8.2.3.3.1 Half Bridge Open

If no-load is connected at the OUT1, then no current flows from supply (VM). This pulls down the negative terminal of OL1\_LS comparator to 0-V (GND). This if compared with 1.2-V ( $V_{OL_LS}$ ) sets the comparator output to "1", which signifies an open load detect.



#### 8.2.3.3.2 Half Bridge Short

If OUT1 pin is shorted to supply (VM), then pull-down current of 230- $\mu$ A ( $I_{OL\_LS}$ ) flows from supply (VM). Due to this, there is a voltage drop at the negative terminal of OL1 LS comparator as:

$$V_{OL1\_LS}(-) = I_{OL\_PD} \times 15k\Omega$$
(14)

Using Equation 14, the V<sub>OL1 LS</sub>(-) is calculated as shown in Equation 15,

$$V_{OL1\_LS}(-) = 230\mu A \times 15k\Omega = 3.45V$$
 (15)

This voltage, if compared with 1.2-V (V<sub>OL\_LS</sub>) reset the OL1\_LS comparator output to "0", signifying a no open load detect.

#### 8.2.3.3.3 Load Connected

If a resistive load (R<sub>I</sub>) is connected between OUT1 and VM, then current flowing from supply (VM) is as:

$$I_{LOAD} = \frac{V_{VM}}{R_L + 15k\Omega}$$
(16)

Now, if the voltage drop at negative terminal of OL1\_LS comparator is lower than 1.2-V (V<sub>OL\_LS</sub>), the comparator sets output to "1" showing open load. Hence, the voltage required to trip OL1\_LS comparator is calculated as:

$$V_{OL\_LS} > I_{LOAD} \times 15k\Omega$$
 (17)

By putting Equation 16 to Equation 17,

$$V_{OL\_LS} > \frac{V_{VM} \times 15k\Omega}{R_L + 15k\Omega}$$
(18)

By solving Equation 18, the load resistance (R<sub>L</sub>) is expressed as,

$$R_{L} > \frac{V_{VM} \times 15k\Omega}{V_{OL\_LS}} - 15k\Omega \tag{19}$$

By putting the values of  $V_{VM}$  and  $V_{OL\_HS}$  in Equation 19, the load resistance ( $R_L$ ) is calculated as 135-k $\Omega$  for supply voltage ( $V_{VM}$ ) of 12-V. Hence, any resistive load connected between VM and OUTx above this value (at  $V_{VM}$  = 12-V) is shown as an open-load.




Figure 62. Resistance Threshold's for Open Load Detect in Supply (VM) Connected Load

#### NOTE

In the open load detection for load connected to supply (VM) configuration, the resistive load threshold for an open load also depends on the supply voltage ( $V_{VM}$ ).



#### 8.2.3.4 OLD for Full Bridge Connected Load

Figure 63 shows the load connected as a full bridge configuration with internal OLD circuit. Full-bridge open load sequence consists of turning-on the high-side switch (SW1\_HS) of half-bridge-1 and low-side switch (SW2\_LS) of half-bridge-2 together. In a similar manner, the full-bridge open-load sequence for the other half bridge with turning-on the high-side switch (SW2\_HS) of half-bridge-2 and low-side switch (SW1\_LS) of half-bridge-1 together is executed. Now, depending on the load presence, three cases are considered:

#### 8.2.3.4.1 Full Bridge Open

If no-load is connected between the OUT1 and OUT2 terminals, then no current flows from internal regulator (AVDD). Now, the voltage-drop at the positive terminal of high side comparator of half-bridge-1 (OL1\_HS) and the negative terminal of low side comparator of half-bridge-2 (OL2\_LS) will be as follows:

#### 8.2.3.4.1.1 High side comparator of half-bridge-1 (OL1\_HS)

Since no current is flowing from the internal regulator (AVDD), the voltage at the OUT1 node (which is also the positive terminal of OL1\_HS comparator) is clamped to 4.2-V (i.e. AVDD). This if compared with 2.3-V (V<sub>OL\_HS</sub>) sets the comparator output to "1".

#### 8.2.3.4.1.2 Low side comparator of half-bridge-2 (OL2\_LS)

For an open load condition, no current flows through the SW2\_LS switch, which pulls down the negative terminal of OL2\_LS comparator to 0-V (GND). This if compared with 1.2-V ( $V_{OL\ LS}$ ) sets the comparator output to "1".

Now, if both the comparator outputs (OL1\_HS and OL2\_LS) is high, it signifies an open load.

### 8.2.3.4.2 Full Bridge Short

If there is short between the OUT1 and OUT2 terminals, then a short current ( $I_{SC}$ ) will flows from internal regulator (AVDD) depending upon the high-side (12- $k\Omega$ ) and low-side (15- $k\Omega$ ) resistors as,

$$I_{SC} = \frac{V_{AVDD}}{15k\Omega + 12k\Omega} = \frac{V_{AVDD}}{27k\Omega}$$
(20)

Hence the short-current flowing using Equation 20 is calculated as,

$$I_{SC} = \frac{V_{AVDD}}{27k\Omega} = \frac{4.2V}{27k\Omega} = 155.56\mu A \tag{21}$$

Now, the voltage-drop at the positive terminal of high side comparator of half-bridge-1 (OL1\_HS) and the negative terminal of low side comparator of half-bridge-2 (OL2\_LS) will be as follows:

### 8.2.3.4.2.1 High side comparator of half-bridge-1 (OL1\_HS)

Now, the pull up current of  $I_{SC}$  (155.56- $\mu$ A) is flowing from the internal regulator (AVDD), therefore the voltage at the positive terminal of OL1\_HS comparator (which is also the OUT1 node) is calculated as,

$$V_{OL1\_HS}(+) = V_{AVDD} - I_{SC} \times 12k\Omega$$
(22)

using Equation 22, the V<sub>OL1\_HS</sub>(+) is calculated as,

$$V_{OL1\_HS}(+) = 4.2V - 155.56\mu A \times 12k\Omega = 2.33V$$
(23)

This voltage, if compared with 2.3-V (V<sub>OL HS</sub>) sets the OL1\_HS comparator output to "1".

#### 8.2.3.4.2.2 Low side comparator of half-bridge-2 (OL2\_LS)

The pull down current of  $I_{SC}$  (155.56- $\mu$ A) is flowing from the internal regulator (AVDD) to the SW2\_LS switch, therefore the voltage at the negative terminal of OL2\_LS comparator is calculated as,

$$V_{OL2\_LS}(+) = I_{SC} \times 15k\Omega \tag{24}$$

Using Equation 24, the V<sub>OL2 LS</sub> is calculated as,



$$V_{OL2\_LS}(+) = 155.56\mu A \times 15k\Omega = 2.33V$$
 (25)

This voltage, if compared with 1.2-V (V<sub>OL LS</sub>) reset the OL2\_LS comparator output to "0".

Since, OL1\_HS comparator shows an output "1" and OL2\_LS comparator shows and output "0", therefore this case is considered as no-open load.




Figure 63. Open Load Detect Circuit for Motor Connected in Full Bridge Configuration

### 8.2.3.4.3 Load Connected in Full Bridge

If there is a load ( $R_L$ ) connected between the OUT1 and OUT2 terminals, then a load current ( $I_L$ ) is calculated as,

$$I_{LOAD} = \frac{V_{AVDD}}{12k\Omega + R_L + 15k\Omega} = \frac{V_{AVDD}}{R_L + 27k\Omega}$$
(26)

Now, the voltage-drop at the positive terminal of high side comparator of half-bridge-1 (OL1\_HS) and the negative terminal of low side comparator of half-bridge-2 (OL2\_LS) will be as follows:



#### 8.2.3.4.3.1 High side comparator of half-bridge-1 (OL1\_HS)

If the voltage drop at positive terminal of OL1\_HS comparator is higher than 2.3-V ( $V_{OL\_HS}$ ), the comparator sets output to "1" (for open load). Hence, the voltage required to trip the OL1 HS comparator is calculated as:

$$V_{OL\_HS} < V_{AVDD} - I_{LOAD} \times 12k\Omega$$
(27)

By putting Equation 26 into Equation 27,

$$V_{OL_{HS}} < V_{AVDD} - \frac{V_{AVDD} \times 12k\Omega}{R_L + 27k\Omega}$$
(28)

By solving Equation 28, the load resistance (R<sub>L</sub>) is expressed as,

$$R_{L} > \frac{V_{AVDD} \times 12k\Omega}{V_{AVDD} - V_{OL\_HS}} - 27k\Omega$$
(29)

By putting the values of  $V_{AVDD}$  and  $V_{OL\_HS}$  in Equation 29, the load resistance (R<sub>L</sub>) is calculated as (-)10.2-k $\Omega$ . Since, the value of resistance is negative, therefore, the voltage at positive terminal of OL1\_HS comparator is always higher than V<sub>OL HS</sub> and comparator output is always high ("1").

#### 8.2.3.4.3.2 Low side comparator of half-bridge-2 (OL2\_LS)

If the voltage drop at negative terminal of OL2\_LS comparator is lower than 1.2-V (V<sub>OL LS</sub>), the comparator sets output to "1" showing as open load. Hence, the voltage required to trip the OL2\_LS comparator is calculated as:

$$V_{OL\_LS} > I_{LOAD} \times 15k\Omega$$
 (30)

By putting Equation 26 to Equation 30,

$$V_{OL\_LS} = \frac{V_{AVDD} \times 15k\Omega}{R_L + 27k\Omega}$$
(31)

By solving Equation 31, the load resistance (R<sub>I</sub>) is expressed as,

$$R_{L} > \frac{V_{AVDD} \times 15k\Omega}{V_{OL\_LS}} - 27k\Omega \tag{32}$$

By putting the values of  $V_{AVDD}$  and  $V_{OL\_LS}$  in Equation 32, the load resistance ( $R_L$ ) is calculated as 25.5-k $\Omega$ . Therefore, the output of OL2\_HS comparator sets to 1, if the load resistance is greater than 25.5-k $\Omega$ .

Since, the OL1\_HS comparator always outputs "1", therefore, the open load status is solely dependent on the output of OL2\_HS comparator. If OL2\_HS comparator output is "1", then an open load is detected.




Figure 64. Resistance Threshold's for Open Load Detect for Load Connected in Full-Bridge Configuration

Product Folder Links: DRV8847

Copyright © 2018-2019, Texas Instruments Incorporated



### 9 Power Supply Recommendations

The DRV8847 device is designed to operate from an input voltage supply ( $V_{VM}$ ) range from 2.7 V to 18 V. Place a 0.1- $\mu$ F ceramic capacitor rated for VM as close to the DRV8847 device as possible. In addition, a bulk capacitor with a value of at least 10  $\mu$ F must be included on the VM pin.

### 9.1 Bulk Capacitance Sizing

Bulk capacitance sizing is an important factor in motor drive system design. The amount of bulk capacitance depends on a variety of factors including:

- Type of power supply
- Acceptable supply voltage ripple
- · Parasitic inductance in the power supply wiring
- Type of motor (brushed DC, brushless DC, stepper)
- Motor start-up current
- · Motor braking method

The inductance between the power supply and motor drive system limits the rate that current can change from the power supply. If the local bulk capacitance is too small, the system responds to excessive current demands or dumps from the motor with a change in voltage. Size the bulk capacitance to meet acceptable voltage ripple levels.

The data sheet provides a recommended minimum value, but system-level testing is required to determine the appropriate-sized bulk capacitor.




Figure 65. Setup of Motor Drive System With External Power Supply



### 10 Layout

### 10.1 Layout Guidelines

Bypass the VM pin to ground using a low-ESR ceramic bypass capacitor with a recommended value of 10  $\mu$ F and rated for VM. Place this capacitor as close to the VM pin as possible with a thick trace or ground plane connection to the device GND pin.

### 10.2 Layout Example




Figure 66. Layout Recommendation of 16-Pin TSSOP Package for Single-Layer Board




Figure 67. Layout Recommendation of 16-Pin HTSSOP Package for Double-Layer Board



### **Layout Example (continued)**




Figure 68. Layout Recommendation of 16-Pin QFN Package for Double-Layer Board



#### 10.3 Thermal Considerations

#### 10.3.1 Maximum Output Current

In actual operation, the maximum output current that is achievable with a motor driver is a function of the die temperature. This die temperature is greatly affected by ambient temperature and PCB design. Essentially, the maximum motor current is the amount of current that results in a power dissipation level that, along with the thermal resistance of the package and PCB, keeps the die at a low enough temperature to avoid thermal shutdown.

The dissipation ratings given in the data sheet can be used as a guide to calculate the approximate maximum power dissipation that can be expected without putting the device in thermal shutdown for several different PCB constructions. However, for accurate data, the actual PCB design must be analyzed through measurement or thermal simulation.

#### 10.3.2 Thermal Protection

The DRV8847 device has thermal shutdown (TSD) as described in the *Maximum Output Current* section. If the die temperature exceeds approximately 150°C, the device is disabled until the temperature decreases 40°C.

Any tendency of the device to enter TSD is an indication of either excessive power dissipation, insufficient heatsinking, or too high an ambient temperature.

### 10.4 Power Dissipation

Power dissipation in the DRV8847 device is dominated by the DC power dissipated in the output FET resistance ( $R_{DS(ON)\_HS}$  and  $R_{DS(ON)\_LS}$ ). Additional power is dissipated because of PWM switching losses. These losses are dependent on the PWM frequency, rise and fall times, and VM supply voltages. These switching losses are typically on the order of 10% to 30% of the DC power dissipation.

Use Equation 33 to estimate the DC power dissipation of one H-bridge.

$$P_{TOT} = R_{DS(ON)} L_S \times I_{OUT(RMS)}^2 + R_{DS(ON)} H_S \times I_{OUT(rms)}^2$$

#### where

- P<sub>TOT</sub> is the total power dissipation
- I<sub>OUT(RMS)</sub> is the RMS output current being applied to motor
- R<sub>DS(ON)\_HS</sub> and R<sub>DS(ON)\_LS</sub> are the high-side and low-side on-state resistance of the FET

#### NOTE

The value of  $R_{DS(ON)\_HS}$  and  $R_{DS(ON)\_LS}$  increases with temperature. Therefore, as the device heats, the power dissipation increases. This relationship must be considered when sizing the heat-sink.

Copyright © 2018–2019, Texas Instruments Incorporated

Product Folder Links: DRV8847

(33)



### 11 Device and Documentation Support

### 11.1 Documentation Support

#### 11.1.1 Related Documentation

For related documentation see the following:

- Texas Instruments, DRV8847EVM User's Guide
- Texas Instruments, DRV8847EVM and DRV8847SEVM Software User's Guide
- Texas Instruments, Small Motors in Large Appliances TI TechNote

### 11.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 11.3 Community Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 11.4 Trademarks

PowerPAD, E2E are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.

### 11.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 11.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

### 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





10-Dec-2020

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
DRV8847PWPR	ACTIVE	HTSSOP	PWP	16	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	8847PWP	Samples
DRV8847PWR	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	8847PW	Samples
DRV8847RTER	ACTIVE	WQFN	RTE	16	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	8847	Samples
DRV8847RTET	ACTIVE	WQFN	RTE	16	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	8847	Samples
DRV8847SPWR	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	8847SPW	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



### **PACKAGE OPTION ADDENDUM**

10-Dec-2020

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 16-Oct-2020

### TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

"All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DRV8847PWPR	HTSSOP	PWP	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
DRV8847PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
DRV8847RTER	WQFN	RTE	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
DRV8847RTET	WQFN	RTE	16	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
DRV8847SPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 16-Oct-2020



\*All dimensions are nominal

7 til dilliciololio die Hollindi							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DRV8847PWPR	HTSSOP	PWP	16	2000	853.0	449.0	35.0
DRV8847PWR	TSSOP	PW	16	2000	853.0	449.0	35.0
DRV8847RTER	WQFN	RTE	16	3000	367.0	367.0	35.0
DRV8847RTET	WQFN	RTE	16	250	210.0	185.0	35.0
DRV8847SPWR	TSSOP	PW	16	2000	853.0	449.0	35.0





#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.






NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



PLASTIC SMALL OUTLINE




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





# PowerPAD<sup>™</sup> TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



#### NOTES:


PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
  4. Reference JEDEC registration MO-153.
- 5. Features may differ or may not be present.






#### NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 9. Size of metal pad may vary due to creepage requirement.
- 10. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.






NOTES: (continued)

- 11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 12. Board assembly site may have different recommendations for stencil design.



# RTE (S-PWQFN-N16)

# PLASTIC QUAD FLATPACK NO-LEAD



NOTES:

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- C. Quad Flatpack, No-leads (QFN) package configuration.
- The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.
- E. Falls within JEDEC MO-220.



# RTE (S-PWQFN-N16)


### PLASTIC QUAD FLATPACK NO-LEAD

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions


4206446-8/U 08/15

NOTE: A. All linear dimensions are in millimeters



# RTE (S-PWQFN-N16)

# PLASTIC QUAD FLATPACK NO-LEAD



#### NOTES: A.

- All linear dimensions are in millimeters.
- This drawing is subject to change without notice.
- Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (<a href="www.ti.com/legal/termsofsale.html">www.ti.com/legal/termsofsale.html</a>) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated